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Abstract
The goal of this thesis is to propose and validate a retro-directive antenna (RDA) system
which is applicable for satellite communications. RDAs have been suggested at the end
of the 1950s and their usage in satellite communications was proposed shortly thereafter.
Inherent properties of RDAs are automatic self-tracking of mobile terminals, low complexity
and power consumption, good scalability and the lack of complex digital signal processing
(DSP). Although these are appealing features, there are no commercial RDAs in use up to
the present time. This is due to the additional requirements imposed on antenna systems for
satellite communications. We begin this thesis by introducing the retro-directive principle,
the so-called phase conjugation, and its advantages. We contrast these properties with the
demands in satellite communications. These are the need for different frequency bands for
transmit and receive, the use of the antenna gain which plays a crucial role in the link
budget, and the ability to operate in full duplex, i.e. to simultaneously receive and transmit.
By an extensive literature review, we show that conventional RDAs are not able to fulfill
these requirements.
From the demands of satellite communications, we deduce requirements for an ideal retro-
directive transceiver for such applications. Using these requirements, we design an ana-
log/digital hybrid system architecture. In contrast to conventional RDAs, the key idea is
the separation of analog receiver (Rx) and transmitter (Tx) paths. Information between
these paths is exchanged solely via a low-cost DSP unit. This unit processes slowly varying
phase information and thus realizes the desired retro-directive behavior of the system. The
data carrying signals with high bandwidths are processed exclusively by analog components.
Thus we omit the necessity of high speed DSP which is a vital feature of RDAs. Using dig-
ital hardware to perform phase conjugation between the Rx and Tx paths, we enable the
retro-directive principle for full-duplex, dual frequency operation.
In the following, we focus our analysis on the receiver path which performs the crucial
task of extracting the necessary geometric phase information. The proposed receiver system
is thereby described by phase transfer functions in the Laplace domain. We propose an
optimization technique for the dynamic behavior which aims at improving the location of the
slowest system pole. The receiver performance and the effect of the optimization are analyzed
by continuous time domain simulations of a C-band example system using Simulink. We find
that the receiver is suitable for phase detection down to a signal-to-noise ratio (SNR) of 3 dB.
Additionally, we show the capability for phase modulation where we predict a data rate of
up to 700 kbit/s.
In order to validate the proposed system architecture, we implement it in digital hardware.
For this, we transfer the analytic continuous time system model to the discrete time domain.
We show similarity between the continuous and discrete time models both analytically and by
simulations. Additionally, we realize the discrete time system on a field-programmable gate
array (FPGA) and validate the predicted phase detection performance with errors lower than
pi/32 rad. The digital hardware implementation is then used in combination with analog Rx
and Tx front-ends as well as an eight element uniform linear array (ULA) to form a complete
RDA demonstrator. We characterize this system with antenna measurements in an anechoic
chamber where we show direction-of-arrival (DoA) estimation capability with errors smaller
than 2.0◦ over a field-of-view (FoV) of 135◦. Finally, we prove the retro-directive capability of
our demonstrator system by monostatic and bistatic measurements. We achieve monostatic
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behavior using 5.8 GHz Rx and 7.0 GHz Tx frequencies. The variations in the returned Tx
power are smaller than 5 dB over a FoV of 113◦.
Preamble v
Zusammenfassung
Das Ziel der vorliegenden Arbeit ist, ein retrodirektives Antennensystem (RDA) vorzuschla-
gen und zu validieren, das in der Satellitenkommunikation verwendet werden kann. Erste
RDAs wurden bereits Ende der 1950er Jahre erforscht und auch für Raumfahrtanwendun-
gen vorgeschlagen. Die Grundeigenschaften von RDAs sind automatische Nachverfolgung
von sich bewegenden Terminals, niedrige Systemkomplexität und Leistungsaufnahme, gute
Skalierbarkeit und das Fehlen von komplexer digitaler Signalverarbeitung. Obwohl diese Ei-
genschaften sehr attraktiv sind, gibt es bis heute keine kommerziell verwendeten RDAs in
der Satellitenkommunikation, da dort zusätzliche Anforderungen an die verwendeten Anten-
nensysteme gestellt werden. In der vorliegenden Arbeit wird zunächst das Funktionsprinzip
retrodirektiver Systeme, die sogenannte Phasenkonjugation, und deren Vorteile erklärt. Diese
Erkenntnisse werden den Anforderungen an Satellitenkommunikationssysteme gegenüberge-
stellt. Letztere sind zum einen die Notwendigkeit, verschiedene Frequenzbänder beim Senden
und Empfangen zu verwenden, zum anderen die Ausnutzung des Antennengewinns, der eine
entscheidende Rolle in der Leistungsbilanz der Übertragung spielt. Schließlich muss das Sys-
tem in der Lage sein, im Vollduplexbetrieb zu arbeiten, d.h. gleichzeitig zu senden und zu
empfangen. Herkömmliche RDAs können diese Anforderungen nicht umsetzen, was mittels
eines Überblicks der relevanten Fachliteratur gezeigt wird.
Aus den Randbedingungen, die Satellitenkommunikationssysteme erfüllen müssen, wer-
den Anforderungen für ein ideales retrodirektives Sende- und Empfangssystem abgeleitet.
Unter Berücksichtigung dieser Anforderungen wird daraus eine analog/digitale, hybride Sys-
temarchitektur entwickelt. Im Gegensatz zu herkömmlichen RDAs werden dabei Empfangs-
und Sendepfad nicht direkt miteinander verbunden, sondern tauschen über eine kostengüns-
tige digitale Signalverarbeitungseinheit Informationen aus. Diese Digitaleinheit verarbeitet
hierbei ausschließlich langsam veränderliche Richtungsinformationen und realisiert dadurch
das retrodirektive Verhalten des Systems. Im Gegenzug werden alle datentragenden Signale
ausschließlich von breitbandig ausgelegten analogen Systemteilen verarbeitet. Dadurch wird
die Notwendigkeit von hochratigen digitalen Systemen vermieden, was eine der wichtigsten
Eigenschaften von RDAs ist. Durch die Nutzung digitaler Komponenten für die Phasenkon-
jugation zwischen Empfangs- und Sendepfad, wird retrodirektives Verhalten im Vollduplex-
betrieb auf unterschiedlichen Frequenzen ermöglicht.
Es folgt eine detaillierte Analyse des Empfangszugs, in dem die relevante Phaseninfor-
mation gewonnen wird. Das vorgeschlagene Empfangssystem wird dafür mit Hilfe von Pha-
senübertragungsfunktionen im Laplace Bereich beschrieben. Zur Optimierung des dynami-
schen Verhaltens wird eine Methode vorgeschlagen, die die Lage der langsamsten Polstelle
des Systems verbessert. Die Leistungsfähigkeit des Empfängers und die Auswirkungen der
Optimierung werden daraufhin anhand eines C-Band-Beispielsystems in Simulink numerisch
untersucht. Dabei zeigt sich, dass der Empfänger bis zu einem Signal-Rausch-Verhältnis von
3 dB Phasenunterschiede erfolgreich detektieren kann. Zudem wird der Nachweis erbracht,
dass eine Phasenmodulation der Empfangssignale von bis zu 700 kbit/s direkt verarbeitet
werden kann.
Um die vorgeschlagene Systemarchitektur zu validieren, wird eine Implementierung in
digitaler Hardware vorgenommen. Dafür wird das zuvor beschriebene zeitkontinuierliche
analoge Systemmodel in den diskreten Zeitbereich überführt. Hierbei wird die Ähnlichkeit
der kontinuierlichen und diskreten Modelle sowohl analytisch als auch in Simulationen ge-
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zeigt. Anschließend wird das zeitdiskrete System auf einem Field Programmable Gate Array
(FPGA) implementiert, um die Güte der Phasendetektion zu untersuchen. Dabei werden
Abweichungen kleiner als pi/32 rad nachgewiesen. Die digitale Implementierung wird schließ-
lich mit analogen Empfangs- und Sendemodulen sowie einem Linienarray aus acht Antennen
zu einem funktionsfähigen retrodirektiven Demonstrationssystem kombiniert. In einer An-
tennenmesskammer kann mittels der Phasendetektion eine Richtungsschätzung mit Fehlern
kleiner 2,0◦ über einen Winkelbereich von 135◦ gezeigt werden. Schließlich wird das retrodi-
rektive Verhalten des Gesamtsystems durch monostatische und bistatische Messungen mit
einer Empfangsfrequenz von 5,8 GHz und einer Sendefrequenz von 7,0 GHz nachgewiesen.
Die dabei zurückgestrahlte Sendeleistung variiert um weniger als 5 dB in einem Sichtbereich
von 113◦.
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1 Introduction
Retro-directive systems have several features which are desirable in satellite communication.
Among these are automatic self-tracking of mobile terminals, simple system architectures
compared to smart antenna designs and low power consumption. However, in satellite com-
munication applications we find certain restrictions which hamper the use of classic retro-
directive architectures. The necessity of different frequency bands for receive and transmit,
modulated signals and high antenna gain are examples [1, c.1].
In this chapter, we shall first discuss the principles behind retro-directivity and illustrate
the benefits of this concept. After that, we take a closer look at the specific requirements in
the field of satellite communication. In the final section, we will describe the contributions
of this thesis to bring these two topics together.
1.1 The retro-directive principle
Retro-directivity is a behavior which is most widely known from optical retroreflectors.
Their purpose is to reflect incident light back towards its source. This property makes
retroreflective sheeting ubiquitous in everyday items which require high visibility like vehicles,
traffic signs, workwear, outdoor clothing, etc.
The corner reflector is a very descriptive example for retro-directive behavior. It consists
either of a three sided glass prism or of three perpendicular mirroring sheets. Let us assume
the reflector sheets are aligned along the coordinate planes. We can describe the unit vector
of the incident direction of a light ray in Cartesian coordinates by
~ei =
− sin θ cosφ− sin θ sinφ
− cos θ
 , (1.1)
whereby θ and φ denote the zenith and azimuth angles as shown in Fig. 1.1a. Ideal reflection
(a) (b)
Fig. 1.1: (a) Cartesian coordinate system showing zenith and azimuth angles. (b) Retro-
directive operation of a corner reflector in 2D space.
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at any plane inverses the sign of the normal component of ~ei, i.e. reflection at the x,y-plane
inverts the z component. Therefore, after encountering all three reflecting sheets, we obtain
the direction of the returning light ray to be ~er = −~ei. Fig. 1.1b illustrates the corner
reflector in 2D space, i.e. for φ = 0 where θr = θi.
Optical retroreflectors are also used for scientific purposes. During the Apollo missions,
some have been left on the Moon [2, 3]. Laser beams are pointed towards their location
to measure the distance between Earth and Moon from the round-trip delay. Moreover,
retroreflectors are used for satellite laser ranging (SLR) to monitor spacecraft orbits [4].
The corner reflector is an example for a simple retro-directive system. In general, such
systems return energy towards the direction it was originally coming from. This is done
without any prior knowledge of the incident direction. We shall regard the underlying
principles more closely in the following.
1.1.1 Phase conjugation
In optics and radio frequency (RF) applications, retro-directivity implies, that there is an
incident and an outgoing electro-magnetic (EM) wave and that their directions of propaga-
tion are opposite. A homogeneous, planar, harmonic EM wave of angular frequency ω can
be described by its electric field vector [5]
~E(~r, t) = 12
~E0(~r)
(
e−j(ωt−~kT~r) + e j(ωt−~kT~r)
)
= ~E0(~r) cos
(
ωt− ~kT~r
)
, (1.2)
where ~r is the position vector, t denotes continuous time and ~E0 ∈ C3 is the complex
amplitude vector of the electric field. ~E0 = E0~p incorporates the real amplitude and complex
polarization state of the EM wave, whereby ~p is a unitary vector [6, p.392]. (·)T denotes the
transposed of a vector or matrix. ~k is the wave vector, which points towards the direction
of propagation and whose length is the wave number. It can be written as
~k =
kxky
kz
 = 2pi
λ
kxky
kz
 1|~k| , (1.3)
where λ = 2pic0
ω
is the wavelength, |~k| is the wave number and c0 is the speed of light in
vacuum. If an EM wave according to (1.2) is present, the goal of retro-directive operation
is to generate an EM wave with wave vector ~kr = −~k. Inserting this in (1.2), we obtain the
retransmitted harmonic wave traveling in opposite direction, i.e.
~Er(~r, t) = ~E0(~r) cos
(
ωt+ ~kT~r
)
. (1.4)
The operation applied to the incident wave is called phase conjugation since the frequency
term of the wave remains unaltered but the sign of the phase term has been changed. Any
retro-directive system applies this concept but there are different methods to achieve phase
conjugation.
1.1.2 Antenna array signal model
In the above example of the corner reflector, geometric optics was used to backscatter energy
towards the direction it was received from. However, with an array of antennas capable to
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Fig. 1.2: A wave front impinging on a linear array of isotropic radiators.
receive and transmit, it is possible to achieve retro-directive operation as well. Let us regard
a uniform linear array (ULA) of N isotropic radiators. The isotropic radiator is a theoretical
construct but its behavior in one coordinate plane can be described by a Hertzian dipole [7]
and approximated by actual dipoles. Let us assume that a harmonic EM wave is impinging
on the ULA as shown in Fig. 1.2. The array elements are positioned along the z-axis at
zn = (n− 1) · d, n ∈ 1, . . . , N, (1.5)
where d denotes the spacing between the array elements. We assume that the ULA is located
at a distance far enough from the impinging field source such that far field conditions apply.
Thus, we can assume the impinging wave to be planar as depicted in Fig. 1.2. The incident
direction of the impinging wave is denoted by θ. Using (1.3), we can determine the wave
vector of the incident wave to be
~ki =
2pi
λ
− sin θ0
− cos θ
 . (1.6)
Neglecting any scattering effects of our ULA, we obtain the incident EM field at the position
of each ULA element by inserting (1.5) and (1.6) into (1.2) which yields
~Ei(zn~ez, t) = ~E0 cos
(
ωt+ 2pid
λ
(n− 1) cos θ︸ ︷︷ ︸
:=δn(θ)
)
, (1.7)
where ~E0 denotes the constant, complex amplitude of the plane wave and δn(θ) is the phase
difference at the n-th array element due to its location and the incident direction. Equiv-
alently, the phase difference results from the wavefront reaching each ULA element after a
time difference
∆τn(θ) = −zn
c0
cos θ = −δn(θ)
ω
, (1.8)
where we have taken element n = 1 as reference, i.e. ∆τ1(θ) = 0. It should be noted that
this relation between propagation delay and phase term at the antenna elements is valid
as long as the impinging waveform fulfills the narrowband assumption. That means, the
propagation time of the impinging wave over the whole array is negligible compared to its
inverse bandwidth [8].
4 1 Introduction
In general, an antenna is the interface between guided and radiated EM waves. We shall
use the following model for the antennas in our array: The ability of an antenna to transform
the EM field (1.2) into a port voltage can generally be described by
vAnt(t) = |~pHAnt~p|2leffE0︸ ︷︷ ︸
:=vˆAnt
cos
(
ωt− ~kT~rAnt
)
, (1.9)
where ~rAnt is the position of the antenna, ~pAnt denotes the polarization of the antenna [6, 9]
and ~p describes the polarization of the EM wave. The effective length of the antenna leff
is an auxiliary quantity dependent on the antenna gain. From (1.9) it is clear that the
antenna port voltage amplitude vˆAnt is proportional to the EM field at the location of the
antenna. Using an antenna array, we obtain information about the EM field at different
locations. Retro-directivity is then achieved by generating a phase conjugated EM field at
these antenna locations. Although the wave which is then transmitted by the array is not
planar, its maximum field strength occurs in the direction of the incident plane wave. Thus it
acts as a retro-directive system since energy is returned towards the direction of the incident
wave. In the following, let us regard two illustrating examples how phase conjugation can
be achieved using an array of antennas.
1.1.3 The van Atta array
A simple but efficient way to achieve phase conjugation with an antenna array was patented
by Lester Clare van Atta in 1959 [10]. He proposed pairwise connections between the ele-
ments of a ULA with transmission lines of equal length `. The interconnection scheme has
to be such that the elements n and N − n+ 1 are connected. This is shown for an array of
N = 4 elements in Fig. 1.3a where ` = `14 = `23. Given the incident wave from (1.7), we
obtain a retransmitted field at the n-th element of our ULA which reads
~Er(zn~ez, t) = ~E0′ cos
(
ω
(
t− `
c
)
+ δN−n+1(θ)
)
= ~E0′ cos
(
ω
(
t− `
c
− zN cos θ
c0
)
− δn(θ)
)
, (1.10)
where c is the speed of waves in the transmission line and ~E0′ is the EM field amplitude
produced by our array elements. It can be seen that the van Atta array achieves phase
conjugation while introducing a time delay which depends on the transmission line length,
the incident direction and the array size. Since the time delay is independent of the frequency
ω, the van Atta array is well suited for high bandwidth signals. Moreover, since superposition
applies, it is capable to simultaneously retransmit multiple impinging EM waves.
1.1.4 The phase-conjugating mixer
Another possibility to achieve phase conjugation was proposed by Pon in 1964 [11] and is
depicted in Fig. 1.3b. Each antenna is connected to a frequency diplexer consisting of two
bandpass filters. We select the two filters such that their center frequencies are in the stop
band of the other filter. The input bandpass (left) is tuned to the frequency of the incident
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(a) (b)
Fig. 1.3: (a) Schematic drawing of a four-element van Atta array with pairwise element con-
nections of equal length. (b) An array using the phase-conjugating mixer technique.
The antenna elements can be arbitrarily placed but the LO feed lines have to have
the same electrical length.
wave. According to (1.9), the received signal port voltage vn,Rx(t) at the n-th antenna is
proportional to the incident EM field in (1.7). It is multiplied with the sinusoidal local
oscillator (LO) signal vLO(t) = vˆLO cos(ωLOt). To achieve correct phase conjugation, we
have to ensure that the LO signal arrives with equal phase at each multiplier. The resulting
mixer output signals are given by
vn,Mix(t) =
1
2 vˆRxvˆLO (cos ((ωLO + ω)t+ δn(θ)) + cos ((ωLO − ω)t− δn(θ))) , (1.11)
where vˆRx is the amplitude of the received signals. The LO frequency and the output
bandpass (right) are chosen such that the higher frequency term of (1.11) is filtered out
while the lower frequency term passes through. Assuming ideal bandpass filters, we obtain
the retransmitted signals at the antenna ports reading
vn,Tx(t) = vˆTx cos(ωTxt+ ϕn,Tx) =
1
2 vˆRxvˆLO cos ((ωLO − ω)t− δn(θ)) . (1.12)
Obviously, the phase term is conjugated but we have to regard the frequency term. If we
were able to choose ωLO = 2ω, we would arrive at a retransmitted wave similar to that of the
van Atta array in (1.10). However, since the receiver (Rx) and transmitter (Tx) frequencies
have to be different, we can only approximate this result. Let us assume ωLO = 2ω + ∆ω.
Inserting this into (1.12) and expanding the phase term leads to
vn,Tx(t) = vˆTx cos
(
(ω + ∆ω)t− ωd
c0
(n− 1) cos θ
)
, (1.13)
where δn(θ) = ωdc0 (n−1) cos(θ) has been substituted. We can see from this expression that for
∆ω 6= 0 the resulting EM wave will not have its maximum strength in the incident direction.
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This is because the phase term is valid for the Rx frequency ω but not the one altered by
∆ω [12]. The phase would have to be multiplied by the correction factor
δ =
(ω + ∆ω)
ω
= ωTx
ωRx
, (1.14)
to obtain the correct pointing. However, the regarded system architecture does not permit
to include such a correction. Therefore, the resulting pointing error of the phase-conjugating
mixer array is
∆θ = θ − arccos
(
ω
ω + ∆ω cos θ
)
. (1.15)
Due to this so called array squint, the difference between Rx and Tx frequency must be
kept small. In comparison to the van Atta array, this method achieves phase conjugation
at each antenna element individually. Therefore, arbitrary array geometries can be realized
and malfunction of individual antennas is automatically mitigated.
We have seen that retro-directivity offers desirable properties for communication systems.
Especially the self-tracking ability, i.e. the automatic re-direction of the transmitted signal
towards an incident wave, is of great interest. As we have shown, the phase conjugation
operation can be implemented with analog components. This leads to less complexity and
power consumption compared to arrays using digital signal processing (DSP) techniques
because they require analog-to-digital conversion for every antenna in the array.
1.2 Satellite communication applications
Satellite communication is ubiquitous in modern societies today [13]. Satellites provide ded-
icated services like television (TV), telephone networks e.g. Iridium and Globalstar, Internet
access, Earth observation and other scientific missions. With the advent of low-cost cube
satellites, we can expect an even further increase in the demand for satellite communications.
Any space object needs to be controlled from ground which calls for individual communica-
tion links for telemetry, tracking, and command (TT&C) as well as data up- and download.
In the following, we will discuss different requirements that every satellite communication
system has to fulfill.
1.2.1 Frequency allocations
Due to the internationality of space and high demand, there are strict regulations concerning
frequency usage for satellite communication links. The European Table of Frequency Allo-
cations [14] lists the permitted bands for different applications including broadcast satellite
service (BSS), fixed satellite service (FSS) and mobile satellite service (MSS). A few exam-
ples are listed in Table 1.1. We can see that the frequency bands for uplink and downlink
are always separated. This is to avoid interference between different services, but also self-
interference from the transmitters to the receivers of a satellite when they are working in
the same frequency band. Any satellite communication transceiver must therefore be able
to operate in the designated bands.
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Table 1.1: Exemplary up- and downlink frequency bands
Frequency band Usage Uplink Downlink
VHF MSS 148 – 150 MHz 136 – 138 MHz
S-band MSS 1.98 – 2.01 GHz 2.17 – 2.20 GHz
C-band FSS 5.73 – 6.70 GHz 6.70 – 7.08 GHz
Ku-band BSS, TV 14.5 – 14.8 GHz 11.7 – 12.2 GHz
Ku-band FSS 17.3 – 18.1 GHz 10.7 – 11.7 GHz
Ka-band FSS 27.5 – 31.0 GHz 17.3 – 21.2 GHz
Ka-band MSS 30.0 – 31.0 GHz 20.1 – 21.2 GHz
1.2.2 Link budget considerations
All radio communication bases on the transfer of energy from a transmitter to a receiver.
The link budget captures the influence of the involved system parts and the environment
on this process. On satellites, the available power and space for payload systems is limited.
Therefore, we have to pay special attention to the link budget. The Friis transmission
equation gives the received power of a communication link as [15]
PR =
gTηTgRηR
lp
PT, (1.16)
where PT is the transmitter power and gT, gR are the gains of the transmit and receive
antennas towards each other w.r.t. an isotropic reference antenna. ηT, ηR are the efficiencies
of the transmitter and receiver systems. These include losses from impedance mismatch and
antenna polarization.
lp denotes the propagation loss which is defined as the power transferred between two
isotropic antennas separated by a distance R. The power radiated by an isotropic antenna
spreads spherically, i.e. the power density at distance R from the transmitter is given by
S = PT,iso4piR2 . (1.17)
The ratio between power at the receiving antenna port and power density of the field is
called the effective area of the antenna which is given by
Aeff =
PR,iso
S
= λ
2
4pi , (1.18)
for an isotropic radiator [6, c.6]. Combining the last two expressions, we arrive at the free-
space propagation loss
lp =
PT,iso
PR,iso
=
(4piR
λ
)2
. (1.19)
Regarding (1.16) for satellite communication, we can make the following qualitative state-
ments: lp is considerably higher than for terrestrial radio links due to the large distances that
have to be bridged. On the satellite, PT can not be arbitrarily increased due to the limited
available power. Since efficiencies ηT, ηR cannot exceed 1, the antenna gains are the only
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possibility to increase received power and thus improve the link budget. Therefore, high
gain antennas are usually required in satellite communications. Since the beamwidths of
such antennas are narrow, continuous mechanical or electrical steering of the antenna beam
is necessary if one of the communication terminals moves. Automatic Tx beam pointing as
exhibited by retro-directive antennas (RDAs) would be an advantage. However, the classic
RDA architectures introduced in section 1.1 do not make use of the Rx array gain because
the antenna elements receive their signals independently. That is one of the reasons why
RDAs are not used in satellite communications yet.
1.3 Contribution
In this thesis, we propose a system architecture which makes retro-directivity applicable to
satellite communications. The presented approach achieves phase conjugation while avoiding
array squint. It offers automatic self-tracking of the communication terminals and makes use
of the antenna gain on both the receiver and the transmitter side. The proposed architecture
is analyzed from a system theoretic perspective. The concept is then proven by time domain
simulations of the critical components. Additionally, we implement the core system in digital
hardware and validate it in combination with analog components using antenna measurement
techniques. The rest of the thesis is arranged as follows:
Chapter 2: Discussion of the existing literature on RDA systems. The chapter is organized
in sections dedicated to different system architecture types. We regard purely passive ap-
proaches as well as active systems using analog and digital components. The achievements
and limitations of each contribution are discussed. The chapter concludes with an overview
of the qualitative characteristics of the found system architecture types.
Chapter 3: We give the desired properties of a RDA system suitable for satellite commu-
nications. From this, the high-level architecture of the proposed system is deduced. We then
analyze the receiver path of the system in detail: After introducing the necessary component
models, we derive the system output signals and phase transfer functions analytically. De-
sign goals and optimization techniques are also discussed. The receiver part is numerically
simulated in the time domain whereby the phase detection and intermediate frequency (IF)
signal performance is evaluated. At the end of the chapter, we discuss the applicability of
the proposed architecture to the case of multiple simultaneous users.
Chapter 4: In order to realize the proposed RDA architecture, we transfer the analog
system to the discrete time domain. By parallel design of an analog and a digital system
with the same parameters, we analyze the similarities and differences between the two. This
analysis is done first in terms of phase transfer functions and system poles. After that, we
compare time domain simulation results for both the analog and the digital implementation.
From this we obtain the expected phase detection accuracy. Finally, we implement the
discrete time system on a commercial field-programmable gate array (FPGA) platform and
validate the simulation results experimentally.
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Chapter 5: We build a complete RDA demonstrator system. It consists of the digitally
implemented RDA system from the previous chapter, an eight element dual-band antenna
array working in C-band and suitable RF front-ends. We use this demonstrator for exper-
imental validation of the retro-directive properties of the system architecture in a compact
test range (CTR). The system performance is assessed in terms of monostatic and bistatic
measurements. Eventually, we compare the retro-directive performance with results from
the open literature.
Chapter 6: We summarize the findings of the thesis, its main contributions and publication
impact. We also specify the remaining challenges which have to be overcome to make the
suggested RDA system into a commercial product.

2 State-of-the-art
This chapter deals with the existing literature on RDA systems. The contributions are sorted
according to the underlying phase conjugation principle or architecture type. The focus lies
on active RDA systems, employing analog and/or digital components, but for completeness,
also passive approaches are discussed briefly.
2.1 Purely retro-reflective systems
As discussed in section 1.1, an RDA system is purely retro-reflective if it just retransmits
an incoming EM wave. Such architectures consist solely of passive physical structures like
metal plates, transmission lines, passive antenna elements, etc. Additionally, they may
contain active components like amplifiers for signal regeneration.
2.1.1 Corner reflectors
Corner reflectors are the most simple retro-directive systems. Robertson showed their use in
enhancing the radar cross section (RCS) of a target for navigation purposes [16]. Different
geometric forms of metallic reflectors are analyzed in this work. The functional principle is
the same as for the optical reflex reflector shown in 1.1. Analytic formulas of the reflection
diagram were published by Lewin [17]. A recent study by Stasny et al. [18] demonstrates
the use of corner reflectors to detect wooden ships from space with synthetic aperture radar
(SAR).
Another application of corner reflectors is in constructing reflector antennas. This was
analyzed in 1940 by Kraus [19] where a dipole was used as feed for a V-shaped structure of
parallel metal rods. Neff and Tillman [20] published mathematical expressions to facilitate
the design of such antennas. While previously only two-dimensional structures were used,
the concept was also analyzed for three-dimensional structures, e.g. in [21]. Recently, Jusoh
et al. used the corner reflector principle for a reconfigurable plasma antenna [22]. In these
applications however, the reflector is always used in combination with an active feed and no
retro-directive performance is obtained.
2.1.2 Van Atta arrays
As mentioned in section 1.1, van Atta reflectors are named after their inventor and are
characterized by the use of true time-delay for phase conjugation which makes them very
broadband. The functional principle is described in [10], a patent which can be seen as the
foundation of RDA systems.
One of the first publications describing a van Atta reflector implementation with dipoles
was published by Sharp and Diab in 1960 [23]. In this paper, formulas for the RCS are given
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(a) (b)
Fig. 2.1: (a) Bidirectional interconnection scheme for an active van Atta array as proposed
in [24]. (b) A passive retro-directive array with two elements which uses a single
90◦-hybrid with open port termination.
along with the interconnections for a two-dimensional array. Radiated power and gain are
given in terms of standard antenna theory equations. The calculated RCS corresponds well
with the measured results up to ±30◦ from boresight. Thus the performance is better than
that of a corner reflector.
Davies [24], as well as Andre and Leonard [25] introduced active components to the van
Atta array. The first paper describes the use of bidirectional circuits consisting of amplifiers
and mixers between interconnected antenna pairs. It thus retains the functional principle of
the van Atta array but regenerates the received signal levels and allows a frequency shift. In
the second paper, unilateral amplifiers are employed and the array is divided into a receiving
and a transmitting sub-array of equal geometry. The use of additional mixers is proposed
which allows regeneration and modulation of the retransmitted signals. Thus, these two
publications deliver the basic building blocks for signal regeneration, frequency change and
the retransmission of a different communication message. In [26], the architecture from
[24] is used and retro-directive operation with a generated frequency offset is successfully
demonstrated. The paper reports beam pointing errors between 4 and 8◦ due to array squint.
Another early active van Atta array is demonstrated by Withers [27]. He uses separate
Rx and Tx arrays with a slight frequency difference realized by a mixer. Thus, it is possible
to use high gain unilateral amplifiers for signal regeneration. Array squint is mitigated by
choosing the same relative spacing between the elements of both arrays.
Vitaz et al. employed retro-directivity for radio frequency identification (RFID) tag de-
tection in a cluttered environment [28]. The proposed architecture consists of interconnected
dual polarization antennas which retransmit a cross-polarized signal. Low-noise amplifiers
(LNAs) are used to boost one of the polarizations. By interrogating the RDA with two or-
thogonally polarized signals, it is possible to distinguish the tag response from clutter. The
amplifier can thereby be used to additionally modulate the signal. The presented system
is clearly not aimed at communication. Nevertheless, it shows an interesting application of
RDA systems in Ka-band.
In [29], another recent van Atta array implementation at 30 GHz is shown. Longitudinal
slot antennas and substrate integrated waveguides are thereby used. The structure is com-
pletely passive and aims at increasing RCS which is proven by monostatic measurements.
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The proposed system has no possibility to connect additional components. It therefore can
only be used as a passive RCS enhancing device.
Van Atta arrays have the advantage of a simple functional principle which can be imple-
mented as a completely passive system or with some active components for signal regenera-
tion or even modulation. Moreover, the bandwidth of a passive array is limited only by the
antenna elements, as long as true time delay is utilized. This is the case if interconnections
have the same physical length, not just the same electrical length which limits the error-free
usability to a single frequency. With active components, van Atta arrays allow frequency
translation between Rx and Tx. However, the resulting array squint can only be overcome
by using separate Rx and Tx arrays. Moreover, the array gain is only used for transmitting
while on receiving, all elements pick up incoming signals individually. Although being an
interesting and simple technique, the van Atta array is not suitable for the communication
scenarios addressed in this work. Besides the above mentioned lack of Rx gain, the received
signals are not easily accessible and duplex operation is difficult to realize.
2.1.3 Waveguide structures
Phase conjugation of an incoming signal can also be achieved by using passive waveguide
structures. Hsieh and Chu [30] propose a RDA based on 90◦-hybrids and delay lines acting
as fixed phase shifters. The basic building blocks are 90◦-hybrids which are four-ports and
can be described by their scattering parameter matrix
S = 1√
2

0 0 e−j pi2 e−jpi
0 0 e−jpi e−j pi2
e−j
pi
2 e−jpi 0 0
e−jpi e−j
pi
2 0 0
 . (2.1)
A single hybrid is sufficient for a two element retro-directive array as depicted in Fig. 2.1b.
The antennas are connected to ports 1 and 2 of the 90◦-hybrid, the other ports remain open.
An input signal at port 1 appears at ports 3 and 4 with a phase shift of pi2 and pi, respectively.
Due to the open condition at these ports, the signals are reflected and appear again at ports
1 and 2 where they superimpose. In the shown configuration, we can describe the antennas
with attached 90◦-hybrid as a two-port, i.e.
SRDA =
[
0 1
1 0
]
e−j
3pi
2 . (2.2)
Thus, the hybrid realizes the interconnection scheme of a van Atta array, i.e. an S-parameter
matrix with equal anti-diagonal elements. Besides the case of two elements, [30] also con-
siders larger arrays. Thereby, multiple hybrids and additional delay lines have to be used to
achieve the necessary connections. For an array of 2N elements, it takes N stages to achieve
phase conjugation for all channels. Each stage hereby consists of N or N + 1 components,
i.e. either 90◦-hybrid or delay line. Therefore, the scalability of the proposed approach is an
issue as the component count increases quadratically with the number of antenna elements.
This also has an effect on the necessary printed circuit board (PCB) size. Additionally, it
is challenging to achieve reproducible performance for all hybrids. In contrast to the van
Atta array, the system has to be optimized for a single frequency due to the use of phase
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shifters and the tuning of delay line lengths. The paper demonstrates the technique with all
structures realized in microstrip technology for an operation frequency of 2.9 GHz and up to
six array elements.
Tsai et al. [31] show a phase-conjugating structure in microstrip technology with differ-
ent behavior in two frequency bands. In the lower band, the behavior is similar to that of
the previously discussed system, i.e. retro-directivity is achieved through reflection. In the
higher band, the implemented RDA works like a van Atta array, i.e. it realizes a pairwise
interconnection scheme. Thus, the result is a RDA system working independently in two fre-
quency bands. However, the received signals are simply reflected back on the same frequency.
The system is completely passive and can be seen as a dual-band phase conjugator. The
paper presents an implementation, showing simultaneous retro-directive behavior around 2.0
and 3.7 GHz. A similar architecture is developed by the same group and presented in [32].
Limitations of these systems are similar to those seen in [30].
A different approach to constructing a RDA system is the use of Rotman lenses, shown by
Christie et al. [33]. The Rotman lens is a passive multiport structure realized in microstrip
technique which maps incoming EM waves from N antenna ports onto M beam ports. The
mapping is done by wave reflection inside the structure which makes it suitable also for
broadband signals. According to its incident direction, an EM wave appears mostly at a
certain beam port. The lens thus realizes fixed beams which can be used for retro-directive
action by leaving the beam ports open circuited. Incoming waves are thus reflected at
the beam port and re-radiated into the direction-of-arrival (DoA). The paper shows design,
simulation, and measurement results for an 8 to 12 GHz RDA. Using fixed beams is certainly
a limitation of the Rotman lens approach. In [33] a 12-element ULA with 13 beam ports
was used, yielding beams with 8.3◦ separation. Increasing the resolution would ask for more
beam ports, resulting in a more complex structure, higher ohmic, dielectric, and spillover
losses.
2.2 Active analog retro-directive systems
In this section, we present RDAs where active components are an integral part of the phase
conjugation. We begin with the phase-conjugating mixer already mentioned in section 1.1.4
where at least an LO signal generator is needed. From this we move on to phase-locked loop
(PLL) based approaches and finally discuss systems which employ direct phase detection at
RF.
2.2.1 Phase-conjugating mixer
The phase-conjugating mixer technology was introduced by Pon in 1964 [11]. The phase
conjugation circuit is schematically shown for a single antenna element in Fig. 2.2a. In
contrast to Fig. 1.3b and the original paper, instead of two bandpass filters a RF circulator
is used [34]. As described in section 1.1, the idea is to mix the received signal with a LO
signal of twice the Rx frequency. This generates a Tx signal of equal frequency as the
received one but with conjugated phase. A general problem hereby is spillover between
the Rx and Tx paths. If the Rx and Tx frequencies are exactly the same, low isolation or
excessive amplification leads to retransmission towards the Snell’s angle of the Rx direction,
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a problem described in [35]. This is commonly solved by introducing a small frequency gap
between Rx and Tx. It needs to be sufficiently small that the resulting array squint given in
(1.15) does not compromise the desired pointing accuracy.
Also in 1964, Skolnik and King [36] proposed a so-called self-phasing antenna which was
demonstrated in [37]. Similar to the design by Pon, it consists of individual antenna ele-
ments with phase conjugation networks. The respective circuitry is schematically depicted
in Fig. 2.2b: The received signals are fed to a circulator and are mixed down to an IF. On
the IF, the signal can be amplified and is eventually mixed up to the original frequency
again. Via the circulator, the conjugated Tx signal is fed to the antenna and re-radiated.
In contrast to the approach by Pon, the mixing signals are generated by using the sum and
difference of two oscillators, one with the Rx frequency, the other with the desired IF. Thus,
the architecture eliminates the necessity of having an LO of twice the Rx frequency. How-
ever, this is achieved at the cost of performing two mixing operations on the received signal
per antenna element. Skolnik and King state in [36] that Tx to Rx crosstalk is the main
problem of the architecture. Isolation is provided solely by the circulator which achieves up
to 50 dB. Poor isolation may lead to a self-oscillation of the device and must be mitigated
by pulsed operation or a frequency shift.
The research in phase-conjugating mixers after these fundamental papers from 1964 can
be divided into two categories: First, those who follow Pon’s idea in [11] and use one mixing
operation with a LO frequency which is about twice the Rx frequency. Second, those who
adopt the approach of Skolnik and King [36], conjugating the phase on a lower IF at the
cost of two mixing operations. Both techniques offer the possibility to use arbitrary array
geometries, as phase conjugation is performed individually. This also means that the RDA
still works if individual elements fail or do not receive an incident signal, e.g. due to shad-
owing. Shared disadvantages are the array squint and the necessary high isolation of Rx,
Tx and LO signals. Also the Rx array gain cannot be used which follows directly from the
independently working individual antenna elements. In the following, we will first present
developments using Pon’s approach. Afterwards, works about the two mixer technique are
discussed.
Single mixer type architectures
Chang et al. [38] presented a practical implementation of the phase-conjugating mixer pro-
posed by Pon at 10.24 GHz in 1998. Using separate antennas for receiving and transmitting,
the authors circumvent the isolation problem and are able to use amplifiers for signal regen-
eration. The paper considers the problem of delivering the necessary 20.48 GHz LO signal
to each antenna element with equal phase. The authors propose the use of optical fibers
to distribute a laser signal among the array elements. The technique is successfully demon-
strated whereby the advantage of using an optical signal is seen mainly in reduced weight of
conductors and interconnections.
In 2001, Miyamoto et al. [39] proposed a new phase conjugator to attain higher isolation
between Rx, Tx and LO signals. The received signal is split behind each antenna and fed
to two active mixers whereby one signal path induces a 90◦ phase shift to the Rx signal.
The split Rx signal is individually mixed with an LO signal of twice the Rx frequency. The
resulting Tx signals are sent back to the antenna via the same transmission lines used for
receiving. This leads to the following situation at the antenna port: Any LO signal leakage
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(a) (b)
Fig. 2.2: (a) Single phase-conjugating mixer circuit as proposed by Pon [11]. It requires a
LO signal of ωLO ≈ 2ωRx. The down-mixer eliminates the higher mixing product.
(b) Heterodyne phase-conjugating mixer circuit proposed by Skolnik and King [36].
It avoids a high frequency LO at the cost of multiple mixing operations.
through the mixers arrives with 180◦ phase shift from the delayed transmission line and thus
cancels out. Likewise, any reflection of the Rx signals from the mixers arrives with a 2 · 90◦
phase shift on the delayed transmission line. Thus, only the wanted Tx signal is radiated by
the antenna as it adds up constructively at the antenna port. The demonstrated isolation
values are better than 20 dB and the system offers a bandwidth of 30 MHz. Although the
isolation is improved, the achieved values would not be sufficient to allow a high-power Tx
signal.
Another approach proposed by Shiroma [40] in 2003 uses self-oscillating mixers (SOMs)
at each antenna element for phase conjugation. The authors claim that they thus avoid the
phase aligned distribution of a centrally generated LO signal over a large array. The paper
demonstrates a two-dimensional RDA with strongly coupled SOMs at twice the Rx frequency.
However, a stable external signal is required to keep the circuits in phase lock and reduce the
individual phase noise. According to the paper, the RF circuitry is rather complex and very
sensitive to design variations. Due to the necessary external signal, the proposed architecture
still needs to distribute a high frequency phase aligned signal. The distribution of LO signals
to the individual antenna elements can be simplified by using several PLLs driven by the
same low frequency (LF) input signal. Such an approach appears more promising than the
suggested solution with SOMs.
In the following year, Leong et al. presented full-duplex capable retro-directive systems
[41]. The authors use a Rx signal with amplitude modulation (AM). The received signals
are split after the antenna. One branch is used for demodulation, the other for phase
conjugation. The LO signal is generated by doubling the frequency of one of the Rx signals.
A separate antenna array is used for transmission. Tx signal modulation is done via the LO
signal. Measurement results for a 5.8 GHz system are presented with 10 Mbit/s data rate.
The use of AM signals is well suited for the radio detection and ranging (RADAR) scenario
described in the paper but is not applicable for mobile communication systems where signal
amplitudes already vary due to movement.
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A very efficient approach in terms of component count was taken by Goshi in 2007 [42].
Using a sparse four element array, only a single phase conjugation circuit is used. RF switches
are employed to sequentially connect the array elements to the phase-conjugating mixer.
Retro-directive beamforming can be seen when the transmitted signal is integrated over a
whole switching cycle. However, from the paper, it is difficult to evaluate the performance
of the switching strategy. This is because the authors use a sparse array of four elements
which introduces considerable side-lobes. The presented retro-directive patterns are not very
pronounced. If this is due to sparsity or the switching operation cannot be judged. Anyway,
due to the simple phase-conjugating mixer, the system will suffer from array squint for large
frequency gaps.
Dual mixer type architectures
In 2001, Brabetz et al. [43] adopted the IF phase-conjugating mixer technique proposed by
Skolnik and King in [36]. By using two balanced harmonic mixers, retro-directive behavior
is demonstrated with an LO signal close to the Rx frequency. Phase conjugation is achieved
by mixing the Rx signal twice with the same LO which is an improvement over the original
design which required two LOs. To increase RF to IF and LO to IF isolation, a stripline
rat-race coupler is used. Thus the signals cancel out at unwanted ports yielding isolation
values of up to 36 dB. A drawback is that high losses are introduced by the balanced mixers
which leads to an overall conversion loss of 12 to 16 dB.
Chen et al. [44] built a RDA using two LO mixing stages and three bandpass filters (BPFs)
between two patch antennas in 2012. Phase conjugation takes place on the IF and works in
both directions, leading to a bidirectional, dual-frequency RDA. Operation is demonstrated
using two four element arrays at 2.44 and 6.0 GHz, respectively. To avoid array squint, the
two arrays have the same relative spacing. This also eliminates the isolation problem between
Rx and Tx. The authors state that full-duplex communication is possible as the LO signals
could be modulated to transmit information. A problem of the proposed system is again
conversion loss which is simulated to be around 12 dB. Broadband bidirectional amplifiers
would be necessary to mitigate this. In addition, any message modulated onto the Tx signal
by the LOs would be sent in both directions. It is not clear, how full-duplex operation could
be achieved. Additionally, the proposed system consists of two separate arrays with different
physical spacing.
2.2.2 PLL based retro-directive systems
The idea to electronically steer the beam of a Rx array using PLLs was introduced in 1989 by
Brennan [12]. The so called self-phased array receiver presented there is schematically shown
in Fig. 2.3a. We mention the system here although it is not retro-directive. However, this
type of receiver has strongly influenced later RDA designs. The principle is to multiply the
received signals of an antenna array with phase shifted mixing signals. These are generated
by an individual PLL per antenna element. The down-mixed signal is further down-converted
with a LO signal and compared to a common local reference of frequency ωref whereby a
phase detector is used. Thus, all received signals become phase aligned to this reference. The
feedback structure of the PLL leads to an automatic beamforming of the Rx array towards
the source. Beam correction due to movement of the source also occurs automatically.
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(a) (b)
Fig. 2.3: (a) A PLL based receiver as proposed by Brennan [12]. Two down-mixers, i.e.
multipliers with adjacent lowpass filters are used to shift the received signal to a
LF on which it is compared to a reference signal. The error of this comparison is
used to adapt the frequency of the first down-mix signal. (b) Phase conjugation
module proposed by Fusco et al. [46]. An up-mixer consisting of a multiplier and
a highpass filter is used on the received signal which is then bandpass filtered and
frequency divided. A phase comparison is made using a frequency divided reference
signal. The result is used to steer the LO and Tx signal.
In [12], a pilot signal is used for tracking. The focus of the paper lies on the tracking
performance, retransmission is only marginally regarded. In a multipath situation, the self-
phased array forms multiple beams, with their gain proportional to signal power from the
respective direction. This is analyzed in more detail in [45], written by the same author.
One of the main findings is, that phase lock between the different signals is necessary for the
PLL structure to work as intended. The paper describes many of the principles used in later
RDA implementations with PLLs. It already shows important performance characteristics
like capture probability, Doppler error, pointing error due to frequency offset, and behavior
under multipath conditions.
In 2005, Fusco et al. presented a PLL based architecture for a RDA system [46]. It is
schematically depicted in Fig. 2.3b and consists of two separate antennas which are coupled
by a PLL and synchronized by a common local reference signal of frequency ωref . The
voltage-controlled oscillator (VCO) output of the PLL thereby has two functions: It is
used to generate the transmit signal with conjugated phase term −φRx and to up-mix the
received signal to a higher IF. The IF signal is filtered, frequency divided and fed to a
phase detector which compares it to the reference. Thus, the multiplied received signals are
phase aligned across the whole array, while the VCO signals are shifted. In order to use the
VCO signals directly, the Rx signals are actually up-mixed. This could be a problem for
high frequency applications. The proposed system architecture does not allow modulation
of the retransmitted signal or access to the received signals. Many additional calculations
concerning a non-linear mixer model are given in the appendix of [46]. The usefulness of
these calculations however is not made clear, as the utilized mixer is idealized at the same
time. Whether the given detailed formulas apply in reality is not demonstrated.
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The same group of researchers shows a phase conjugation architecture in 2009 [47]. Two
PLLs and two mixers are used to implement IF phase conjugation as suggested by Skolnik and
King [36]. The carrier of the incoming signal is regenerated using a high Q bandpass filter and
a tracking PLL. Additionally, the authors use an I/Q modulator on the Tx signal. The paper
thus shows a PLL based phase conjugator which is suitable for duplex communication. RDA
operation is demonstrated with an input frequency of 2.4005 GHz and an output frequency
of 2.4095 GHz. In [48], the same architecture is presented as a dual mode system. By
using only one PLL and the I/Q modulator, basic phased array functionality is achieved.
The presented architecture shows retro-directive behavior in a field-of-view (FoV) of ±40◦
around boresight with a 10-element array. System complexity is higher due to the use of
three PLLs per channel but enables modulation and individual phase conjugation. The
demonstrated frequency gap is small. Since the same antenna elements are used for Rx and
Tx, this avoids array squint in the measurements.
In 2016, Buchanan et al. presented a 3× 3 element RDA for L-band communication [49].
As in previous work by the authors, PLLs are used to generate LO signals. These are used
to phase align the received array signals and to generate phase conjugated Tx carrier signals.
The system is successfully demonstrated at Rx and Tx frequencies of 1.55 and 1.65 GHz.
Although the realized frequency gap is small, the paper shows that satellite communication
with RDAs is feasible.
The tracking ability of PLLs can be used in a receiving array system to steer the Rx
antenna beam towards an incoming wave. For RDAs, this technique offers a way to utilize
the Rx gain of the array, something which cannot be achieved with the van Atta array or
the phase-conjugating mixer.
2.2.3 Architectures using direct phase detection
The detection of phase differences between RF signals is the key to retro-directive operation.
Phase detectors are known for many decades and are widely used especially for PLL circuits.
However, until recent years, the operation frequency of integrated phase detectors was below
the gigahertz region. New developments, e.g. [50, 51] allow direct phase detection also on
RF signals.
Shiroma et al. [52] proposed the use of phase detectors for an Rx signal in 2006. The
detector output is thereby used for two purposes: First, to steer phase shifters on the Rx
side and thus make use of the Rx array gain by phase shifting the received signals. Second,
on the Tx side to do retro-directive beamforming. A constant correction factor is applied
to the phase detector output which depends on the array element spacings and frequencies.
The paper shows measurement results for a 1.425 GHz Rx and a 2.85 GHz Tx array of two
elements each. The described architecture decouples Rx and Tx paths completely by using
separate arrays and independent Tx signal generation. This allows for high Rx/Tx isolation
and arbitrary frequency shifts. Naturally, the performance of the phase detectors employed
after the Rx antennas directly influences phase detection accuracy and thus retro-directive
behavior. A certain signal-to-noise ratio (SNR) must be ensured at the antenna ports for
the system to operate as intended. Any signal modulation would have to be removed before
the direct phase detection.
Buchanan and Fusco [53] introduced a phase conjugation circuit which works with a LF
phase detector. The Rx signals are thereby fed to a frequency divider to create a 10 MHz
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signal. The rising edge of this signal triggers a sample-and-hold circuit to store the current
value of a sawtooth reference signal of the same frequency. The stored value is inverted and
then compared to another sawtooth signal. The comparator output defines the rising edge
of the Tx signal which is phase conjugated with regard to the Rx signal. This principle is
demonstrated using 960 MHz input and output signals. A main difficulty in realizing this
system is the frequency division of the Rx signal such that it has the same periodicity as the
sawtooth reference. In a real application, this may be difficult. Additional circuitry would be
needed to ensure frequency stability which is necessary for the architecture to work properly.
2.3 Digital retro-directive systems
Following an often cited definition by Miyamoto [54], RDAs do not employ sophisticated
DSP. This may be one reason why there is not much research on digital or digitally enhanced
retro-directive systems.
Di Domenico and Rebeiz introduced a digital RDA system in 2001 [55]. All received sig-
nals from a circular antenna array are thereby sampled and processed on a FPGA. The paper
focuses on signals modulated with binary phase shift keying (BPSK) and how to separate
geometric phase information and data. Phase conjugation is achieved before sampling by
mixing the Rx signal with a LO of a higher frequency. In the digital domain, the signal
modulation is removed by squaring the received signals. A digital PLL is used to regener-
ate the received carrier signals. The phase shifts between the recovered carriers hold the
conjugated geometric phase information of the incoming wave. The regenerated carriers are
digitally modulated, converted into analog signals and up-mixed to the desired Tx frequency.
Thus the system is capable of duplex operation. The proposed architecture is demonstrated
using antenna arrays with six separate elements for Rx and Tx. The realized data rate is
78.125 kbit/s and a bit error rate (BER) smaller than 10−6 is demonstrated. The system can
cope with small shifts in Rx frequency e.g. through Doppler effects. The paper states that
it is possible to have several hundred processing channels on a contemporary FPGA.
In 2005, Goshi et al. proposed a RDA which can retransmit to a selected signal source
while suppressing retransmission towards unwanted directions [56]. The work addresses the
problem that RDAs respond to any incoming signal which makes them susceptible for in-
terference. The presented system uses sub-arrays of two antenna elements with individual
digitally controlled phase shifters. The phase shifters are used to produce a null of the
sub-array pattern in the direction of an unwanted signal. The actual retro-directive array is
composed of several sub-arrays. The paper does not give much detail about the employed
DSP. It is used to estimate the DoA of the incident signal sources from the down-mixed
signals of the sub-arrays. With the DoA information, the DSP steers the phase shifters such
that a null is located in the unwanted signal source direction. The technique is demonstrated
in simulation and measurement using four sub-arrays for receiving and a four element array
for transmitting. The authors do not disclose details about the utilized algorithms. Espe-
cially, it is not stated how DoA estimation was done. Moreover, it is not clear how the
unwanted signal is discerned from the wanted one. Given the chosen sub-array approach
at the receiver side, the use of separate arrays for Rx and Tx is necessary. Whether the
presented system can be used for a relevant application is doubtable.
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2.4 Multi-user and multipath environments
A passive RDA which is interrogated by several transmitters of equal frequency was analyzed
by Fusco in [57] in terms of S-parameters. The paper demonstrates that the retransmitted
signals show the same power distribution as the received signals. This means that the power
of the Tx signal is proportional to the received Rx signal power which is the expected behavior
e.g. of a reflector. The paper proves that it is not possible to distribute Tx power arbitrarily
between all interrogators. The behavior is explained through the RDA having no knowledge
of where the received power at each element comes from. The findings of this work are valid
for any RDA system which has direct coupling between the Rx and Tx side. It would be
necessary to identify the number of interrogators and their DoA. With this information, the
Tx beamforming could be altered such that more power is allocated towards one specific
signal source.
Karode and Fusco use an RDA system as a multipath sensor [58]. The utilized RDA
is a phase-conjugating mixer presented in detail in [26]. Two parallel reflector plates are
used to create two multipath signals besides the line of sight (LoS) path. The authors
introduce an effective array factor which is calculated by adding individual array factors for
each signal source, i.e. two multipath and one LoS components. The presence of multipath
signals is detected by comparing the current pattern of the RDA to its previously measured
monostatic radiation pattern. The detection of multipath presented in this work requires
the measurement of the array pattern. Thus it is only applicable in static scenarios where
the necessary time for the measurement and evaluation is given.
From the existing literature we draw the conclusion that any RDA system to which the
superposition principle applies is capable of simultaneously retransmitting multiple imping-
ing signals. Especially, this is true for the retro-reflective systems from section 2.1 and the
phase-conjugating mixer architectures from section 2.2. The power distribution of the re-
transmitted signal is thereby proportional to that of the incident waves. This however is not
ideal for communication applications where we would like to transmit more power towards
a weak signal source. With the exception of [45], other RDA architectures are not analyzed
with regard to their ability to serve multiple users. This indicates that they are not suited
for multi-user operation. We will investigate this topic more closely in section 3.5.
2.5 Textbooks and overview articles
Although focusing on large scale arrays with several wavelengths inter-element distance,
Hansen gives a good overview of retro-directive or self-phasing antennas in [59, c.5]. The
book treats passive and active van Atta arrays, heterodyne phase conjugation circuits as
well as PLL based approaches. The building blocks of modern RDA systems are already
described in this work. When the book was published in 1966, it was not imaginable that
RDAs could be built on the scale of a wavelength. However, the concepts and findings are
still valid and often occur in later publications, sometimes without proper reference.
An overview article which received much attention in the last years was written by
Miyamoto and Itoh [54]. It describes the development of RDAs over time and gives an
overview on recent developments done by different research groups. Especially the already
discussed works in [38, 39, 43, 55] are mentioned.
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Table 2.1: Qualitative overview of system architecture characteristics
Van Atta Phase-conjugating PLL based Full digital
Requirement array mixer architectures approach
Frequency translation Rx / Tx - o + +
Array squint correction - - + +
Different Rx and Tx signals o o + +
Access to received signal - - o +
Duplex operation - - + +
Use of Rx array gain - - + +
Use of Tx array gain o o o +
Self-tracking + + + -
Low complexity + + o -
Low power consumption + + o -
Scalability o + + o
Realizable signal bandwidth + + + o
2.6 Summary
In the previous sections, we have seen various concepts and realizations of RDAs. In chap-
ter 1, we have discussed the challenges in applying the retro-directive principle to satellite
communication. Table 2.1 sums up the advantages and drawbacks of the main concepts
presented above, namely the van Atta array, phase-conjugating mixer and PLL based ap-
proaches. For comparison, we also include a full digital system architecture. This means that
every channel of the Rx antenna array is down-mixed, sampled and digitally processed. On
the Tx side, one digital-to-analog converter (DAC) per array element is used to produce the
transmitted signals. This approach offers maximum flexibility in terms of signal processing
but is complex to realize and power hungry [60]. The evaluation in Table 2.1 is qualita-
tive and shows either +, o, or - for good, intermediate or bad fulfillment of the respective
requirement. In the following, we shall discuss the different table entries in more detail.
Frequency translation Rx / Tx means the ability to transmit on a different frequency than
the received one. This is an essential property for satellite communication to avoid feedback
of the high power Tx signals into the sensitive Rx hardware [1]. As we have seen before, the
van Atta array cannot realize this functionality directly but needs additional mixers. The
phase conjugation mixer on the other hand can slightly alter the Tx frequency compared to
the Rx signal. However, it then suffers from array squint, which means that no arbitrary
frequency translation can be realized. For PLL based systems, only small frequency gaps
have been demonstrated, but the technique should work also for larger gaps. Since Rx and
Tx paths are separated for digital implementations, arbitrary frequency translation can be
achieved.
Array squint correction is the capability to counteract pointing errors as described by
(1.15). These result from using the same physical array geometry for different Rx and Tx
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frequencies. If mixers are used in an active van Atta array as in [27], separate Rx and Tx
arrays with different geometry are needed. Phase conjugation mixers are not able to correct
the squint since they perform individual phase conjugation at each antenna element. PLL
based techniques and also the full digital approach can correct squint errors.
Different Rx and Tx signals means that the signals which are received and transmitted by
the system carry different information. Obviously, this is important for communication sys-
tems. With active components, the van Atta array can modulate the received signals before
retransmitting them. This could be done by using variable gain amplifiers or mixers. For the
phase conjugation mixer, data can be modulated onto the transmit signals by changing the
common LO signal. In both cases, the arrays then operate in an RFID like fashion. That
means, either the received signal is just a carrier or its modulation has to be removed prior
to retransmission. The PLL based approach and the fully digital solution natively offer the
possibility to transmit an independent return signal.
Access to received signal evaluates how difficult it is to obtain the information encoded
in the received signal. Being a retro-reflective system, the van Atta array is not meant to
supply received signal information. With additional components like directional couplers
and amplifiers, it may be possible to achieve this. A similar approach would be necessary
for the phase-conjugating mixer. The PLL based approach generates down-mixed versions
of the received signals. These would need to be combined in order to obtain a single output.
In the fully digital approach, the received signals can be easily combined as necessary.
Duplex operation is the capability of the system to receive and transmit different com-
munication signals at the same time. As mentioned above, the van Atta array and the
phase-conjugating mixer work in an RFID like fashion when they transmit a different return
signal. Therefore, duplex operation is difficult to realize. The PLL based architectures only
create a carrier signal which can be arbitrarily modulated. A digitally generated Tx signal
also offers full flexibility. Thus, the last two concepts offer duplex capability.
Use of Rx array gain means that the system uses array beamforming to receive signals.
This is not possible for the van Atta array and the phase-conjugating mixer. Their antenna
elements are receiving the incoming signal separately. In contrast to this, the PLL based
approach creates phase aligned versions of the received signals. If these are combined, they
add up constructively which corresponds to steering the Rx array electronically towards
the DoA of the Rx signal. The digital architecture can of course implement arbitrary Rx
beamforming algorithms.
Use of Tx array gain is the ability to transmit directively towards the received signal
source. This property is fulfilled by all presented architectures. However, it should be noted
that the fully digital approach gives much more flexibility in terms of beamforming. While
the other architectures operate in a phased array manner, DSP can use advanced techniques.
Amplitude tapering for sidelobe level control and null-steering are two examples.
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Self-tracking is the ability of the system to automatically track a moving signal source
with the retransmitted signal. This is a key feature of retro-directive systems and is therefore
fulfilled by the first three architectures. A fully digital system can implement tracking of
moving sources e.g. by means of adaptive beamforming. However, this is not the automatic
self-tracking we are looking for and comes at the expense of additional DSP load.
Low complexity assesses the number of active and passive components necessary to realize
the given system architecture. Since it only needs an interconnection network, the van Atta
array scores in this category. The phase-conjugating mixer is slightly more complex as it
needs some passive components plus a LO network. The PLL approach requires more parts
and some of these have to be active. For the digital approach, complexity is highest as we
need individual front-ends for each Rx and Tx channel, an analog-to-digital converter (ADC)
or DAC, and the digital processor itself.
Low power consumption is a key requirement for satellite systems. Architectures which
use only passive components are best rated in this category. Since power consumption of
ADCs and DACs rises with resolution and sample rate, the digital system has a disadvantage
here. The PLL based approach is somewhat better as it employs some active components
but their power consumption should be in the range of the front-ends needed for the digital
solution. The given rating in Table 2.1 is taken from [49] which shows a comparison of
different architectures and their power consumption.
Scalability means how easily the system can be expanded in terms of array size. The
complexity of the interconnection network for the van Atta array increases greatly. Especially
if all interconnects have equal physical length and/or the array is two-dimensional. Since
the phase-conjugating mixer achieves individual phase conjugation at each element, it offers
good scalability. PLL based systems also have good scalability as they employ individual
PLL architectures on each array channel. The digital architectures scale well as long as all
processing can be handled on a single FPGA. If the required processing power calls for more
signal processing units working together, overhead for synchronization is introduced. Digital
systems shown in the literature offer up to eight channels [61]. In [62], FPGA designs for
antenna arrays of up to 256 elements have been presented. However, these are meant for
1 bit quantization and have not been demonstrated yet.
Realizable signal bandwidth assesses how easy it is to increase the bandwidth the system
can process. In terms of realizable bandwidth, the digital system is restricted by the sample
rates of its ADCs. Analog parts like antennas, amplifiers, mixers, etc. can be made with large
bandwidths. Therefore, system architectures based on analog hardware have an advantage
over sample based ones. There are ADCs with sample rates in the GHz range, e.g. shown
in [63]. However, such high data rates call for sophisticated signal processing on the FPGA
like multirate techniques. Moreover, their high power consumption discourages the use in
satellite systems at the moment.
3 Analog/digital hybrid system concept
In chapter 1, we have discussed reasons why the retro-directive principle is not widely used
in communication applications. Additionally, in chapter 2, we have seen the main system
architectures for RDAs with section 2.6 summarizing their advantages and drawbacks. From
this, we can deduce the requirements for an ideal retro-directive array transceiver to be used
in satellite communications. It should
Req. 1: Receive a modulated RF signal of center frequency fRx and transmit a signal
centered around fTx 6= fRx,
Req. 2: Mix down the received signal to an IF from which the contained information can
be decoded,
Req. 3: Combine the individually received signals constructively to obtain a single Rx
signal and utilize the Rx antenna array gain,
Req. 4: Use the phase differences between the received signals to direct the Tx signal
towards the incident direction,
Req. 5: Allow full duplex operation, i.e. the Rx and Tx signals are received and transmit-
ted simultaneously and carry different information,
Req. 6: Use the same physical array geometry to receive and transmit in order to have a
compact and scalable system without array squint,
Req. 7: Offer high communication signal bandwidth,
Req. 8: Avoid computationally demanding DSP.
In this chapter, we will introduce and analyze an analog/digital hybrid RDA system
architecture which realizes the above characteristics. We shall start with a general overview
of the proposed system in section 3.1. The most innovative part is the receiver path whose
architecture is described in section 3.2. In section 3.3, we discuss strategies to parameterize
the system which we validate by time domain simulation in section 3.4. A discussion of the
multi-user capability of the proposed architecture in section 3.5 concludes the chapter.
3.1 System overview
A high-level block diagram of the proposed RDA system is depicted in Fig. 3.1. Bold
arrows mark signals carrying information and thus requiring high bandwidths. The thin
arrows stand for slowly varying information and control signals. In contrast to classic RDA
systems, we separate the data carrying Rx and Tx paths. This is necessary in order to use
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Dual-band antenna array
Down-mix &
phase detectionRx signal
Phase conjugation &
squint correction Tx beamforming
Tx signal
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analogdigital
Fig. 3.1: Block diagram of the hybrid system architecture. Bold arrows denote data carrying
signals with high bandwidths while slowly changing information and control signals
are marked by thin arrows.
the system as a communication transceiver in duplex mode as stated in Req. 5. It allows us
to access the Rx signal and to input an independent Tx signal. Rx and Tx paths are coupled
such that phase difference information between array elements is extracted from the Rx side
and used to steer the Tx beam. Thus retro-directive behavior can be achieved as described
in Req. 4. We are thereby able to use different frequency bands which is a key requirement
for satellite communication [1]. An important concept behind this architecture is that all
information carrying signals are processed by analog components. These can readily provide
high bandwidths, as postulated in Req. 7. Digital components are used only to process slow
changing information, i.e. the phase differences between array elements, and thus require low
data rates. In the following, we shall discuss the individual system parts shown in Fig. 3.1
in more detail and regard their contribution to fulfilling the system requirements.
Dual-band antenna array: We use an array of N identical antenna elements capable to
receive and transmit in the desired frequency bands around fRx and fTx. This means that
the phase centers of the Rx and Tx elements have the same physical spacing. This can be
achieved by either a broadband or a dual-band antenna design. In this constellation, array
squint as described in (1.15) occurs due to the frequency difference. The dual-band array
fulfills Req. 1 and Req. 6.
Down-mix & phase detection: This block receives the incoming signals from the antenna
array and performs the following tasks:
1) Mix down the Rx signals to an IF,
2) Output IF signals which carry the information of the received RF signal,
3) Phase align the IF signals among all array channels, combine them constructively and
supply them at a single output,
4) Extract the phase differences between the individual Rx signals for phase conjugation.
3.2 Receiver channel architecture and modeling 27
All functionality can be achieved by analog signal processing. The down-mix and phase
detection block is the core unit of the proposed system. It implements Req. 2, Req. 3 and
contributes to the fulfillment of Req. 4 and Req. 8. A detailed description and analysis is
conducted in section 3.2, section 3.3 and section 3.4.
Phase conjugation & squint correction: The unit receives the phase detection result, i.e.
the phase differences between the individual Rx array channels. The phase differences are
then conjugated and the correction factor from (1.14) is applied to avoid array squint. The
thus computed phase shifts are used for beamforming on the Tx side, fulfilling Req. 4. Due
to the necessary computations, this part uses DSP. It should be noted that the Rx phase
differences solely depend on the signal incident direction θ. Therefore, they will change on
a much slower rate compared to a modulated communication signal. The utilized DSP unit
can therefore be optimized for low power consumption.
Tx beamforming: The Tx input signal is processed in the analog domain by digitally
controlled phase shifters and variable gain amplifiers (VGAs). This is used to apply analog
beamforming as demanded in Req. 4.
Up-mix: This unit coherently mixes the beamformed Tx signals up to the desired trans-
mit frequency. The up-mixed signal is then fed to the dual-band array for transmission.
According to Req. 1, the Tx frequency band is different from the Rx band to avoid feedback.
In the following sections, we will analyze the down-mix and phase detection block of the
receiver part in Fig. 3.1. We will start with an overview of the receiver channel architecture
from which we create an analytic model. Simulations are used to prove that the proposed
system is suitable for retro-directive operation.
3.2 Receiver channel architecture and modeling
The proposed RDA system in Fig. 3.1 consists of N Rx and Tx channels, one for each
antenna element in the array. A single channel of the down-mix and phase detection block
is depicted in Fig. 3.2. The circuit is a nested PLL structure: The phase-frequency detector
(PFD) d1, loop filter h1 and the VCO V1 constitute the forward path of an outer PLL [64].
In its feedback path, we find a frequency synthesizer, i.e. a PLL whose output frequency is
M times higher than its input frequency. The feedback path of the outer PLL is closed by
the mixer and lowpass hLP whose output signal is on an IF.
3.2.1 Qualitative working principle
As we have seen in chapter 2, PLLs can be employed to phase-align signals to a local reference
and are widely used for this purpose e.g. in [12, 46, 65, 66]. This principle is exploited in our
proposed receiver architecture: The RF signal received by the n-th Rx antenna is multiplied
with the PLL synthesizer output signal vV2,n. The lowpass hLP removes the resulting higher
mixing product. Thus vIF,n is a down-mixed version of the RF signal. It is compared to a
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Fig. 3.2: Block diagram of a single receiver channel. Inputs are the RF and the reference
signals. The receiver has an IF output, yielding a down-mixed version of the RF
input which is phase-aligned to the reference signal. The VCO V1 output signal
carries the RF signal phase information and is compared to that of the neighboring
channel.
local reference signal vref in the PFD d1. Under the condition that the feedback loop is stable,
the system will adapt until the phase difference between vIF,n and vref is zero. Qualitatively,
the system behavior is as follows
• The PFD d1 compares vref and vIF; the result steers the VCO V1;
• The output signal of this VCO generates the mixing signal vV2,n at the output of the
frequency synthesizer;
• Through a feedback loop, the system adapts until the IF signal vIF resulting from the
filtered multiplication of vRF,n and vV2,n appears in phase with the reference signal vref .
Using the same reference signal for all channels, we obtain a phase aligned IF version of
each received RF signal. Combining all IF signals, we make use of the Rx array gain. In the
following, we shall analytically describe the receiver channel and quantitatively analyze its
behavior.
3.2.2 System component modeling
When modeling PLL circuits, we have to observe some peculiarities: The input and output
signals of a PLL are periodic and are described by harmonic functions. The purpose of the
PLL however is to compare the phase terms of two signals and to generate an output signal
according to this difference. Therefore, we are mainly interested in the arguments of the
harmonic time signals, i.e. their phase terms. In the following, we shall introduce the signal
and system models underlying our analysis of the receiver channel. As is common in PLL
literature [64, 67, 68, 69], we shall later describe the dynamic behavior of the PLL circuits
in terms of phase transfer functions. In preparation of this later analysis in section 3.2.3, we
will point out the relevant phase terms in this section.
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Array signal reception model
Let us assume that we use a ULA of N identical antenna elements with spacing d as depicted
in Fig. 1.2. As in section 1.1.2, we further assume that the ULA is located in the far field and
that the narrowband assumption holds. Thus, we have an incident plane wave impinging on
the array under angle θ as described in (1.7). According to (1.9), the resulting excitation at
the n-th antenna port can then be described as
vRF,n(t) = vˆRF,n(θ) cos(ωRFt+ ϕRF(t) + δn(θ)︸ ︷︷ ︸
:=ΨRF,n(t,θ)
), (3.1)
with n ∈ 1, . . . , N . vˆRF,n(θ) is the voltage amplitude. The dependency on θ reflects the
directional characteristic of the antenna element. ωRF is the carrier frequency, ϕRF(t) is the
momentary phase of the impinging wave which may be used for modulation, and δn is the
geometry induced phase term at each antenna element. For our ULA with element n = 1
located at the origin, this term reads
δn(θ) = 2pi(n− 1)dr cos(θ), (3.2)
where θ = 90◦ is the boresight direction, i.e. perpendicular to the array extension, and we
have used the relative element spacing
dr =
d
λRF
= d ωRF2pic0
. (3.3)
λRF and c0 denote the free-space wavelength of the RF signal and the speed of light in
vacuum, respectively. Since retro-directivity requires phase conjugation of the individual
phase term of the n-th received signal, the system needs to extract δn(θ) from (3.1) and
apply its conjugated and squint corrected value to a Tx signal.
Down-mixer
As depicted in Fig. 3.2, the down-mixer consists of a multiplier and a subsequent lowpass
filter. Let us assume that the two input signals of the multiplier are harmonic signals of the
form
vi(t) = vˆi cos(ωit+ ϕi︸ ︷︷ ︸
:=Ψi(t)
), i ∈ 1, 2, (3.4)
with ϕi ∈ [0, . . . , 2pi[. Multiplying these signals and using the product-to-sum identities of
sinusoidal functions [70, p.182], we obtain the mixer output to be
vMX(t) =
1
2 vˆ1vˆ2
[
cos((ω1 − ω2)t+ ϕ1 − ϕ2︸ ︷︷ ︸
Ψ1(t)−Ψ2(t)
)− cos((ω1 + ω2)t+ ϕ1 + ϕ2)
]
. (3.5)
The resulting signal has a difference and a sum frequency component. We choose the lowpass
filter such that it will eliminate the sum frequency part. The remaining signal after the filter
thus contains only the frequency difference term and is used as IF signal in our receiver.
We assume the lowpass filter to behave ideally. That means, it completely eliminates the
frequency sum term in (3.5) and does not introduce any distortion to the remaining term.
The output signal after the ideal lowpass filter therefore is
vIF(t) =
1
2 vˆ1vˆ2 cos(Ψ1(t)−Ψ2(t)). (3.6)
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Linear phase detector
The phase detector is an essential part of any PLL [64]. It compares two periodic signals of
approximately equal frequency and outputs a voltage which is proportional to their phase
difference. If we assume two harmonic input signals as in (3.4) but with ω1 = ω2, the output
voltage of an ideal phase detector is
vd,ideal(t) = Kd (Ψ1(t)−Ψ2(t)) = Kd(ϕ1 − ϕ2), (3.7)
with Kd being the gain of the detector in V/rad. We can approximate this linear behavior
by a PFD implementation with flip-flops [64]. Appendix A.2 contains a detailed model of
such a PFD which has been published in [71]. (A.10) shows that the device outputs a stream
of pulses whose time average is proportional to the desired phase difference. That means, we
have to use the mean of the output signal, v¯d(t), i.e. the time integral of the pulse stream,
to obtain the ideal output described by (3.7). In contrast to a pure phase detector, a PFD
can also detect frequency differences between its input signals. The sign of the PFD output
signal indicates which of the two input frequencies is higher. We can write the expected
value of the mean output voltage as
E [v¯d] =

Kd(ϕ1 − ϕ2) if ω1 = ω2
Kd(−1)f−1
(
1− ωs2ωf
)
else , (3.8)
where f, s ∈ 1, 2 and f 6= s are the indices of the faster and slower harmonic signal, respec-
tively. For the receiver channel model, we will use the ideal phase detector described by
(3.7). This is justified if the frequencies of the input signals of the PFD are equal. For a
stable PLL system, this is the case in the steady state.
Loop filter
In a PLL, the loop filter processes the phase detector output signal. It thus influences the
dynamic behavior of the PLL [69]. We require the filter to have lowpass characteristic. This
is necessary to capture the desired output of the phase detector which becomes constant
in the steady state. Moreover, a lowpass acts as an integrator on its input signal which
allows us to use the flip-flop based PFD realization described above. Although filters can be
represented in the time domain, it is more convenient to use the Laplace transform of their
transfer functions. In general, we can describe a filter in the Laplace domain by
hi(s) =
Nhi(s)
Dhi(s)
=
bi,0 + bi,1s+ . . .+ bi,Li,NsLi,N
1 + ai,1s+ . . .+ ai,Li,DsLi,D
, (3.9)
with Li,D ≥ Li,N. The order of the filter thereby is Li,D. To obtain lowpass behavior, we
have to make sure that bi,0 6= 0.
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Voltage controlled oscillator
A VCO generates a sinusoidal signal whose frequency depends on the input voltage vhi(t).
In the time domain, we can write the VCO output as [64]
vVi,n(t) = sin
(
ωqit+
∫ t
0
KVivhi,n(τ)dτ︸ ︷︷ ︸
:=ΨVi,n(t)
)
, (3.10)
where ωqi is the quiescent frequency of the oscillator and KVi is the VCO sensitivity in
Hz/V. We can see that the VCO acts as an integrator on its input signal. Therefore, even
without a loop filter, i.e. hi(s) = 1, the PFD output signal vdi,n is integrated over time.
That means we can assume the ideal PFD behavior in (3.7) when using the flip-flop based
implementation described in appendix A.2.
Frequency divider
As the name suggests, this device divides down the frequency of a periodic input signal by a
factor M ∈ N. Although there are analog realizations which use mixers and feedback loops
[72, 73], frequency dividers are commonly realized with logic circuits [74]. A digital frequency
divider counts the edges of its input signal, by registering sign changes. It is described in
[69] and schematically shown in Fig. B.3. After M sign changes have occurred, the output
of the circuit is toggled from negative to positive or vice versa. Thus we generate an output
square wave whose rising and falling edges are M sign changes of the input signal apart.
Obviously, this device is non-linear. Let us regard the Fourier series of the output square
wave of the frequency divider which is given by
vF(ΨF,out(t)) = vˆF
4
pi
∞∑
m=1
sin ((2m− 1)ΨF,out(t))
2m− 1 , (3.11)
where we used the phase term ΨF,out(t) = ωF,outt + ϕF,out with ωF,out and ϕF,out being the
fundamental frequency and phase.
From the frequency divider description above we can see that the output signal in (3.11)
will be generated by any periodic input signal which has M sign changes during the period
1/ωF,out. That means, if the input signal is composed of harmonic waves, e.g. a sinusoid, tri-
angular, sawtooth or square wave, its fundamental phase term must be ΨF,in(t) = MΨF,out(t).
Although the frequency divider itself is non-linear, the relation between the fundamental
phase terms of input and output signals can thus be described by the linear equation
ΨF,out(t)
ΨF,in(t)
= 1
M
. (3.12)
3.2.3 Receiver signal model
Having introduced all individual component models, we will now derive the relations between
input and output signals of the complete receiver channel depicted in Fig. 3.2. As we have
seen previously, the components of our system except the loop filter are non-linear. However,
the signals vref , vRF,n, vIF,n, vVi,n and vF2,n are periodic and composed of harmonic waves.
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Moreover, we have seen that the down-mixer (3.6), PFDs (3.7) and frequency divider (3.12)
have a linear behavior with respect to the phase terms of harmonic input signals. Finally,
according to (3.10), the relation between the VCO input signal and its output phase term
is also linear. Under the condition that we regard the phase terms of the fundamental
harmonics only, this allows us to regard the whole system as linear. We are therefore able
to conduct the analysis in the Laplace domain which is convenient since we are dealing with
feedback systems.
We will start the following system analysis with the inner feedback loop, i.e. the PLL
synthesizer. Then we shall regard the outer PLL and establish the phase transfer function
from the RF input to VCO V1 output. Afterwards, we examine the phase detection output
v∆,n and finally show the constructive superposition of the IF signals.
PLL synthesizer
This part of our receiver system is a classic PLL as described and analyzed in [64] or [69]
among others. We can find the relation between input and output signal phase of the PLL
synthesizer by taking the Laplace transform of the VCO phase term in (3.10). It reads
ΨVi(s) =
ωqi
s2
+ KVi
s
vhi,n(s) =
ωqi
s2
+ KVi
s
hi(s)vdi,n(s), (3.13)
where we used the filter transfer function from (3.9) and the PFD output signal from (3.7).
Inserting the input signal phase term ΨV1,n and using (3.12), we obtain the output phase
term of the VCO V2 as
ΨV2,n(s) =
ωq2
s2
+KV2
s
h2(s)Kd2
(
ΨV1,n(s)− 1
M
ΨV2,n(s)
)
=
ωq2
s
+K2h2(s)ΨV1,n(s)
s+ K2
M
h2(s)
, (3.14)
with K2 = KV2Kd2. Two observations can be made here: First, (3.14) is not a phase transfer
function because we cannot write it in the form ΨV2,n/ΨV1,n. To arrive at such an expression,
we would have to eliminate the quiescent frequency of the VCO, i.e. ωq2 = 0. This is the
usual approach in the PLL literature [64, 69]. It is justified by the assumption that only
small variations around the quiescent frequency will occur. However, in our analysis, we
shall keep the quiescent frequency in order to see its influence on the output signals. Second,
we observe that the order of the polynomial in the denominator of (3.14) directly depends on
the filter order of h2 and amounts to L2,D + 1. This shows the influence of the loop filter on
the dynamic behavior of the PLL synthesizer. We will discuss this influence in more detail
in section 3.3.
Outer PLL
Referring to Fig. 3.2, we see that the PLL synthesizer output signal and the RF signal from
the n-th antenna are both fed to the down-mixer. From (3.6), we know that the resulting
IF signal phase term in the Laplace domain is given by
ΨIF,n(s) = ΨRF,n(s)−ΨV2,n(s). (3.15)
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The IF signal is the feedback signal of the outer PLL while the actual input is the local
reference signal given by
vref(t) = cos (ωreft)︸ ︷︷ ︸
:=Ψref(t)
. (3.16)
Inserting this into (3.13) and using (3.7) again, we arrive at the output signal phase term of
VCO V1 which is
ΨV1,n(s) =
ωq1
s2
+ K1
s
h1(s) (ΨIF,n(s)−Ψref(s)) . (3.17)
Inserting (3.14) and (3.15), we arrive at
ΨV1,n(s) =
NV1,n(s)
DV1(s)
, with (3.18)
DV1(s) =s2 + s
K2
M
h2 +K1K2h1h2, (3.19)
NV1,n(s) =ωq1 +
1
s
(
K2
M
h2ωq1 −K1h1ωq2
)
+K1h1
(
s+ K2
M
h2
)
(ΨRF,n −Ψref) , (3.20)
where we have omitted the dependency of the phase terms and filter transfer functions on
s for better readability. It should be noted that the denominator DV1(s) is independent of
the array channel n. Assuming a constant RF signal phase ϕRF and inserting the Laplace
transforms Ψref(s) = L{Ψref} = ωrefs2 and ΨRF,n(s) = L{ΨRF,n} = ωRFs2 + ϕRF+δn(θ)s , we expand
the last term into
NV1,n(s) =
1
s2
(
K1K2h1h2
M
(ωRF − ωref)
)
+ 1
s
(
K2h2
M
ωq1 +K1h1(ωRF − ωref − ωq2)
+ K1K2h1h2
M
(ϕRF + δn(θ))
)
+ ωq1 +K1h1 (ϕRF + δn(θ)) . (3.21)
We observe that the phase term of the VCO V1 output signal depends on the input frequencies
of the system, ωref , ωRF as well as on the inner frequencies ωq1, ωq2. Besides that, it carries
the RF phase information ϕRF and the geometric phase δn(θ) which both are of interest for
us: The former to obtain the information modulated on the RF carrier, the latter for phase
conjugation and DoA estimation.
Phase detection output signal
The PFD d3 in Fig. 3.2 compares the output signal of VCO V1 to that of the neighboring
channel. Setting Kd3 = 1/(2pi) V/rad and using (3.7) and (3.18), we can find the time
average of the output signal of this PFD to be
v¯∆,n(s) =
ΨV1,n(s)−ΨV1,n+1(s)
2pi =
NV1,n(s) −NV1,n+1(s)
2piDV1(s)
, (3.22)
n ∈ 1, . . . , N − 1. Inserting (3.19) and (3.21) we arrive at the PFD output voltage
v¯∆,n(s) =
K1h1
2pis
(
s+ K2h2
M
)
(δn(θ)− δn+1(θ))
s2 + sK2
M
h2 +K1K2h1h2
= K1h1
s
(
s+ K2h2
M
)
(−dr cos(θ))
s2 + sK2
M
h2 +K1K2h1h2
, (3.23)
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where (3.2) has been used to get the final expression. By evaluating the difference of two
signal phase terms ΨV1,n, we have eliminated all summands independent of n from the
numerator. Since our goal is to detect the geometric phase differences which are changing
slowly, we are interested in the long term behavior of the output. This is obtained by
applying the final value theorem to (3.23) which yields
v¯∆(θ) = lim
t→∞ v¯∆,n(t) = lims→0 sv¯∆,n(s) =
δn(θ)− δn+1(θ)
2piM = −
dr cos(θ)
M
. (3.24)
That means the output signals of the VCOs V1 of all channels have a phase difference
with respect to the neighboring channel which is proportional to that of the respective RF
signals. The proportionality constant is 1/M . Since we are using a ULA, the N − 1 phase
detection outputs yield the same result. The phase difference between the RF signals of two
neighboring array elements can be found by
∆δ(θ) = (2piMv¯∆(θ)) mod (2pi), (3.25)
where a mod b denotes the modulo division defined in (A.1). This computation is necessary
to resolve the ambiguity introduced by the division factorM : Let the RF phase difference be
within the range ∆δ ∈ [0, . . . , 2pi[. Due to the chosen gain Kd3, the phase detection output
voltage can then be in the range v¯∆ ∈ ]−1 V, . . . , 1 V[. There are now several v¯∆ values for
the same ∆δ, which are given by
v¯∆(θ) =
m
M
Kd3∆δ(θ), m ∈ [−M + 1, . . . ,−1, 1, . . . ,M − 1] . (3.26)
After applying (3.25) and multiplying with the array squint correction factor from (1.14),
we can use the obtained phase difference information to steer the retro-directive Tx signal
beam. If desired, we can additionally obtain an estimate of the incident direction of the RF
signal from the output signal of PFD d3 by
θˆ = arccos
(
−∆δ(θ)
dr
)
. (3.27)
Intermediate frequency output signal
In Req. 3, we have postulated that the RDA system is able to make use of the gain of the
Rx antenna array. To check the fulfillment of this requirement, we have to analyze the IF
output signal in Fig. 3.2. Starting from (3.15), we insert (3.14) and (3.17) to arrive at
ΨIF,n(s) = ΨRF,n(s)−
ωq2
s
+K2h2(s)
(
ωq1
s2 +
K1h1(s)
s
(ΨIF,n(s)−Ψref(s))
)
s+ K2h2(s)
M
(3.28)
=
s
(
s+ K2h2(s)
M
)
ΨRF,n(s)− ωq2 +K2h2(s)
(
ωq1
s
−K1h1(s)Ψref(s)
)
s
(
s+ K2h2(s)
M
)
+K1K2h1(s)h2(s)
. (3.29)
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Inserting the previously used Laplace transform of the RF and reference signals, we can
evaluate the last expression to
ΨIF,n(s) =
NIF,n(s)
s2 + sK2h2(s)
M
+K1K2h1(s)h2(s)
, with (3.30)
NIF,n(s) =
(
s+ K2h2(s)
M
)
(ϕRF + δn(θ)) + ωRF − ωq2
+ K2h2(s)
s
(
ωRF
M
− ωq1
)
+ K1K2h1(s)h2(s)
s2
ωref . (3.31)
For all IF signals to be phase aligned, their mutual differences need to vanish. Let us
examine the IF signals of channels n and m with n 6= m. We take the difference
∆ΨIF,nm(s) = ΨIF,n(s)−ΨIF,m(s) =
(
K2h2
M
+ s
)
(δn(θ)− δm(θ))
s2 + sK2h2
M
+K1K2h1h2
, (3.32)
where we inserted (3.30) and (3.31). Again, we are interested in the steady-state behavior
of the output signal. Applying the final value theorem to the last expression leads to the
desired result
lim
t→∞∆ΨIF,nm(t) = lims→0 s∆ΨIF,nm(s) = 0. (3.33)
This means that the mutual difference between the IF signals becomes zero over time. Thus,
any two IF output signals are phase-aligned and add up constructively when combined.
Summing the IF signals of all channels increases signal amplitude by a factor of N at most
which means we make use of the Rx array gain.
In this section, we have introduced the individual components of our receiver channels.
We have motivated the use of phase transfer functions and deduced the relation between RF
input signal phase term, phase detection output and IF output signal phase term. Referring
to the requirements made at the beginning of this chapter, we have shown that the proposed
system architecture is able to down-mix a received signal to an IF (Req. 2) and make use
of the antenna array gain on receive (Req. 3). Moreover, we have seen that the phase
detection result can be used for DoA estimation and retro-directive beamforming on different
frequencies, thus fulfilling Req. 4.
3.3 Receiver design and dynamic behavior
Up to now, we have analyzed the steady state, i.e. long term behavior of the proposed retro-
directive receiver. In the following, we will investigate the dynamic behavior of the receiver
channel more closely. We have to know how the system reacts to input signal phase changes.
These may be due to movement of the signal source, affecting δn(θ) in (3.1), or due to phase
modulation resulting in a change of ϕRF(t). For the latter case, the dynamic behavior shows
the capability of our receiver to deal with modulation. This is especially important for the
targeted satellite communication applications.
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3.3.1 General phase transfer functions
Previously, we have looked at the phase terms of the output signals in order to find the phase
detection result and to show that the IF output signals are phase aligned. To analyze system
dynamics, we have to work with phase transfer functions. Especially, we are interested in
how the RF signal phase influences the output of VCO V1 and the IF signal. For this, we
need functions of the form ΨV1,n/ΨRF,n and ΨIF,n/ΨRF,n. However, regarding (3.18), (3.20)
and (3.29), we see that it is not possible to establish such forms. Therefore, we have to make
the following assumptions: First, the regarded feedback systems have to be stable. This
also means that the PFD outputs attain constant values if the input of the system does not
change. If that is the case, the output frequencies of both VCOs, V1 and V2 in Fig. 3.2, are
stable. Second, we assume that only small phase changes around the stable VCO output
frequencies occur. This means that we can neglect the frequency terms in our previously
deduced signal model, i.e. ωRF = ωref = ωq1 = ωq2 = 0. These assumptions are widely used
in PLL analysis [64, 69]. We show their validity in appendix A.3 by investigating the receiver
channel in the time domain and derive the steady state for purely sinusoidal excitation in
(A.37) and (A.38).
To avoid confusion, we shall mark the phase terms with the above simplifications by a
small circle. Under the mentioned assumptions, the phase transfer function for the outer
PLL from (3.18) reads
GV1,n(s) =
Ψ˚V1,n(s)
Ψ˚RF,n(s)
=
sK1h1 + K1K2M h1h2
s2 + sK2
M
h2 +K1K2h1h2
=
sK1Nh1Dh2 + K1K2M Nh1Nh2
s2Dh1Dh2 + sK2M Nh2Dh1 +K1K2Nh1Nh2
, (3.34)
where we have inserted the general filter transfer functions from (3.9). Similarly, we can
rewrite the IF phase transfer function from (3.29) as
Ψ˚IF,n(s)
Ψ˚RF,n(s)
=
s+ K2
M
h2
s2 + sK2
M
h2 +K1K2h1h2
=
sDh1Dh2 + K2M Nh2Dh1
s2Dh1Dh2 + sK2M Nh2Dh1 +K1K2Nh1Nh2
. (3.35)
Regarding the last two equations, we see that the phase transfer functions of our receiver
channels depend on the loop filters h1 and h2 as can be expected. From (3.9) we know
that Nhi(s) and Dhi(s) are polynomials of order Li,N and Li,D, respectively. The poles of a
transfer function define the dynamic behavior of the system and its order. The denominator
of both (3.34) and (3.35) is the same and the system order is L1,D + L2,D + 2. For further
characterization of the system we have to make assumptions regarding the actual filter order.
3.3.2 Fourth order system
From now on, we will use first order lowpass filters with one pole and one zero for h1 and
h2. A realization of such a filter with passive components is depicted in Fig. A.3. Using the
formulation in (3.9), we can write the respective transfer function as
h˘i(s) =
N˘hi(s)
D˘hi(s)
= 1 + sτ 2i1 + s(τ 1i + τ 2i︸ ︷︷ ︸
:=τ12i
) , (3.36)
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whereby the time constants must fulfill τ 1i, τ 2i > 0 and thus τ 12i > τ 2i. We have chosen this
filter type because it is widely used in PLL design to build second order loops [64]. The use
of higher order filters is of course possible. However, using (3.36), the receiver becomes a
fourth order system which already makes design and optimization of the dynamic behavior
challenging as we shall see in the following.
Let us analyze the output phase term of the VCO V1. By inserting the filter transfer
functions from (3.36) into (3.34), we obtain
GV1,n(s)|hi(s)=h˘i(s) = K1
s3τ 122τ 21 + s2
(
τ 21 + τ 122 + K2M τ 21τ 22
)
+ s
(
1 + K2
M
(τ 21 + τ 22)
)
+ K2
M
s4τ 121τ 122 + s3
(
τ 121 + τ 122 + K2τ22τ121M
)
+ s2
(
K2
M
(τ 22 + τ 121)
+K1K2τ 21τ 22 + 1
)
+ s
(
K2
M
+K1K2(τ 21 + τ 22)
)
+K1K2
= K1
τ 121τ 122
(
s2τ 122 + s
(
1 + K2
M
τ 22
)
+ K2
M
)
(sτ 21 + 1)
s4 + s3
(
1
τ122
+ 1
τ121
+ K2
M
τ22
τ122
)
+ s2
(
K2
M
(
τ22
τ121τ122
+ 1
τ122
)
+K1K2 τ21τ22τ121τ122 +
1
τ121τ122
)
+ s K2
τ121τ122
(
1
M
+K1(τ 21 + τ 22)
)
+ K1K2
τ121τ122
. (3.37)
The denominator of this expression is the characteristic polynomial of our system and is
equivalent to the one found by time domain analysis in (A.39). The poles of the transfer
function can be found numerically for a given set of parameters K1, K2,M and filter time
constants. Although there is an algebraic solution to the problem of finding the roots of a
fourth order polynomial, its usage does not make much sense here for the following reasons:
The solution includes substitutions and the introduction of auxiliary variables. This leads
to large and complicated terms which do not allow to identify e.g. the pole with the largest
real part. Moreover, the location of every pole is dependent on all our system parameters.
Thus, the algebraic solution does not help to deduce a strategy on how to set the parameters
in order to achieve a certain system behavior.
3.3.3 Second order approximations
In the following, we shall investigate possible second order systems to approximate the
system behavior described in (3.37). As we shall see, second order systems are easier to
parameterize and stability is usually fulfilled. However, the validity of the approximations
and the stability of the approximated fourth order system has to be checked separately.
Neglecting loop filter influence
We obtain a second order system if we omit the loop filters, i.e. hi(s) = 1. Referring to
(3.36), this approximation is valid if
τ 1i  τ 2i or (3.38a)
|τ 12is|  1. (3.38b)
From (3.34), we get the simplified phase transfer function
GˇV1,n(s) = GV1,n(s)|hi(s)=1 = K1
s+ K2
M
s2 + sK2
M
+K1K2
, (3.39)
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which describes a second order system. We see that the denominator has the form of a
harmonic oscillator, which is commonly written in the Laplace domain as
s2 + 2ζω0s+ ω02 = 0. (3.40)
It is defined by its natural frequency ω0 and its damping ratio ζ. Comparing the coefficients
with the denominator of (3.39) yields the respective quantities for the second order system
as
ω0 =
√
K1K2, (3.41)
ζ = 12M
√
K2
K1
. (3.42)
The poles of (3.39) are given by
s1,2 = −ω0ζ
(
1±
√
1− 1
ζ2
)
. (3.43)
Since ω0 and ζ are positive quantities, the real part of the poles always fulfills R{s1,2} < 0.
This means that the system is unconditionally stable. There are two real poles if ζ > 1,
a double real pole at −ω0ζ for ζ = 1 and a complex pole pair with a real part of −ω0ζ
otherwise.
The system is parameterized by K1, K2 and M as we can see from (3.41) and (3.42).
Therefore, as long as (3.38) is fulfilled, the dynamic behavior is governed by these quantities.
The error function ∆GˇV1,n(s), i.e. the deviation from the fourth order system for this
approximation is given in (A.41).
Infinite synthesizer gain
In the previous section, we have completely neglected the influence of the loop filters to
obtain a second order system. Our goal now is to find a second order approximation which
takes the influence of the outer loop filter h1(s) into account. Since our receiver channel is
a nested feedback system, we make the following assumption: The inner feedback loop, i.e.
the PLL synthesizer, should settle considerably faster than the outer feedback loop. That
means we assume that the output of the synthesizer always corresponds to its steady state
output. We take the phase transfer function from (3.14) and approximate
GV2,n(s) =
Ψ˚V2,n(s)
Ψ˚V1,n(s)
= K2h2(s)
s+ K2
M
h2(s)
= Nh2(s)
sDh2(s)
K2
+ Nh2(s)
M
≈M, (3.44)
which holds as long as K2  |sDh2(s)|. Consequently, we can see that the approximation
becomes exact for s = 0 and K2 →∞. Given that the assumption holds, the approximated
VCO V1 output signal phase from (3.17) becomes
˜˚ΨV1,n(s) =
K1
s
h1(s)
(
Ψ˚RF,n(s)−MΨ˚V1,n(s)
)
= K1h1(s)
s+K1h1(s)M
Ψ˚RF,n(s). (3.45)
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Inserting (3.36), we arrive at the approximated phase transfer function
˜˚ΨV1,n(s)
Ψ˚RF,n(s)
= G˜V1,n(s) =
K1
τ 121
1 + sτ 21
s2 + s
(
1
τ121
+K1M τ21τ121
)
+ K1M
τ121
. (3.46)
The deviation between this expression and the true phase transfer function from (3.34) is
given in (A.44). We see that the denominator of the phase transfer function again has the
form of an harmonic oscillator as in (3.40). This time the natural frequency and damping
factor are given by
ω01 =
√
K1M
τ 121
, (3.47)
ζ1 =
1
2
(√
1
K1Mτ 121
+
√
K1M
τ 121
τ 21
)
, (3.48)
and the location of the poles of (3.46) are again found by (3.43). We see that this ap-
proximated system is also unconditionally stable for positive filter time constants. The loop
filter now allows us to influence natural frequency and damping factor. Alternatively, we can
choose the filter time constants for our system to achieve a certain ω01 and ζ1. Reformulating
the above equations we arrive at
τ 121 =
K1M
ω021
, (3.49)
τ 21 =
2ζ1
ω01
− 1
K1M
. (3.50)
Since τ 21 ≥ 0, the last equation imposes a restriction on the maximum realizable natural
frequency, i.e.
ω01,max ≥ 2ζ1K1M. (3.51)
Additionally, τ 121 > τ 21 must be fulfilled from which we obtain the relation
K1M − 2ζ1ω01 + 1
K1M
ω0
2
1 > 0. (3.52)
This yields the additional condition for the natural frequency if ζ1 ≥ 1:
ω01 = α1 · ω01,max with

1
2
(
1 +
√
1− 1
ζ21
)
< α1 ≤ 1
0 < α1 < 12
(
1−
√
1− 1
ζ21
) . (3.53)
As we can see, if ζ1 becomes large, ω01 will approach ω01,max or 0. Regarding the filter
constants in (3.49) and (3.50), choosing ω01 = ω01,max means that τ 21 = 0, i.e. the loop filter
transfer function has no zero anymore. Approaching the lower limit for ω01 in the first case
of (3.53) leads to h1(s)→ 1.
Under the condition in (3.44), we thus obtain another second order approximation of
our receiver system, which can be parameterized within the boundaries specified above.
By using the parameters ω01 and ζ1, we get a more intuitive insight of the approximated
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system behavior compared to using filter time constants. Additionally, we restrict the valid
parameter space. The PLL synthesizer of our receiver system can be similarly characterized
as a harmonic oscillator. This is shown in appendix A.5. From these considerations, we have
the following approximations to design the fourth order system GV1(s) described in (3.34):
1) GˇV1(s): second order system model from (3.39) which neglects the loop filter influence
and only depends on K1, K2 and M ,
2) G˜V1(s): second order system model from (3.46) which includes loop filter h1 but as-
sumes that the inner PLL synthesizer adjusts to changes immediately; also depends
on K1, K2, M , and additionally on τ 21, τ 121 or alternatively ζ1 and ω01,
3) GV2(s): second order model of the PLL synthesizer from (A.46) which depends on K2,
M and loop filter h2 which can be parameterized by τ 22, τ 122 or alternatively ζ2 and
ω02.
We will use the second and third option in combination and compare the designed system
to the first approximation as well as to the fourth order system.
3.3.4 Design goals
As we have previously seen, the fourth order system can be adjusted by the parameter set
p = [ζ1, ω01, ζ2, ω02]T . (3.54)
In order to find suitable parameter sets, we have to clarify the goals we want to achieve when
designing the fourth order system. Referring to the analysis of the phase transfer functions,
our design goals are related to the location of its poles spi, i ∈ 1, . . . , 4. Our parameter set
p shall
1) Ensure system stability; this requires all poles of the phase transfer function of the
fourth order system to be on the left half plane of the s domain, i.e.
R{spi} < 0 , ∀i. (3.55)
Since the second order approximations are unconditionally stable, stability needs to
be checked using the fourth order phase transfer function.
2) Minimize the real part of the pole or pole pair closest to the jω-axis; the closer a
pole is to the axis the slower the system response will. Therefore, we want to find the
parameter set
popt = arg min
p
[max (R{spi})] . (3.56)
The first goal is necessary for the receiver to work as expected. However, there will be
multiple p resulting in a stable system. The second goal restricts the solution to the system
which we expect to have the fastest transient response.
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Table 3.1: Example system base parameters
Parameter Symbol Value
Received signal RF fRF 5.8 GHz
Desired output IF f IF 100 MHz
Reference oscillator frequency f ref 100 MHz
VCO V1 sensitivity KV1 2.0 MHz/V
PFD D1 gain Kd1 2.5/2piV/rad
VCO V1 quiescent frequency fq1 100 MHz
VCO V2 sensitivity KV2 63.0 MHz/V
VCO V2 quiescent frequency fq2 5.7 GHz
PFD D2 gain Kd2 2.5/2piV/rad
Frequency division factor M 57
3.3.5 C-band example system
We have seen that it is not possible to generally analyze the system stability because it
depends on the actual set of parameters, including K1, K2 and M . Let us therefore regard
an example system in C-band which is one of the relevant satellite communication bands
listed in Table 1.1. We would like to receive signals at fRF = 5.8 GHz and these should be
down converted to an IF of 100 MHz. The base parameters of the example system are listed
in Table 3.1. The VCO sensitivity and PFD gain values were taken from PLL components
offered by Analog Devices [75, 76].
Initial system design
To define the loop filter time constants, we use the phase transfer functions in (3.46) and
(A.46). For the initial design to be stable, we aim at fulfilling the condition in (3.38a). From
the previous discussions we know that this occurs if we chose ζ1, ζ2 > 1 and ω01, ω02 close
to the allowed minimum value. The resulting parameter choice for the example system is
detailed in Table 3.2. We calculate the location of the fourth order system poles and zeros
numerically in MATLAB. Table 3.3 lists these locations along with the poles and zeros of
the approximated phase transfer functions. Foremost, we see that the designed fourth order
system is stable since R{s1pi} < 0, ∀i with the pole pair closest to the jω-axis being s1p3/4.
We expect GˇV1(s) to better model this behavior since s2p1/2 is much closer to s1p3/4 than
the poles of G˜V1(s). It should be noted that except s1z1 = s3z1, the poles and zeros of the
second order models are different from those of the fourth order system. The largest poles
of GV1(s) and G˜V1(s) are close. The pole at s1p2 however is not represented in the second
order models.
The phase transfer function of the resulting fourth order system along with the approx-
imations and the respective deviations are plotted in Fig. 3.3 over the frequency of input
phase changes. We can see that for low frequencies all phase transfer functions take a value
of −17.559 dB corresponding to 1
M
. That means the phase of the input signal appears at the
output divided by the factor M . This is the expected result which we have seen in (3.24).
All phase transfer functions in Fig. 3.3 hold this value up to a frequency of about 100 kHz.
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Table 3.2: Initial system and filter parameters
Parameter Symbol Calculation Value
Approx. system damping factor ζ1 2.0
Maximum approx. system natural freq. ω01,max (3.51) 181.4 · 106 · 2pi rad/s
Chosen natural frequency ω01 0.94 · ω01,max 170.6 · 106 · 2pi rad/s
Combined time constants τ 121 (3.49) 2.4819 · 10−10 s
Time constant 2 τ 21 (3.50) 2.2396 · 10−10 s
PLL damping factor ζ2 2.0
Maximum PLL natural frequency ω02,max (A.51) 1.759 · 106 · 2pi rad/s
Chosen PLL natural frequency ω02 0.94 · ω02,max 1.654 · 106 · 2pi rad/s
Combined time constants τ 122 (A.49) 2.5599 · 10−8 s
Time constant 2 τ 22 (A.50) 2.3100 · 10−8 s
Table 3.3: Poles and zeros of example system and its models
Poles Zeros
GV1(s) s1p1 = −4.0292 · 109 s1z1 = −4.4650 · 109
s1p2 = −4.0223 · 107 s1z2 = −3.8774 · 107
s1p3/4 = −6.5900 · 105 ± j2.7648 · 107 s1z3 = −2.7839 · 106
GˇV1(s) s2p1/2 = −1.3816 · 106 ± j2.8028 · 107 s2z1 = −2.7632 · 106
G˜V1(s) s3p1 = −3.9993 · 109 s3z1 = −4.4650 · 109
s3p2 = −2.8713 · 108
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Fig. 3.3: Exact and approximate phase transfer functions of the example system.
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Beyond this point, the fourth order system exhibits a pronounced resonance which is well
modeled by GˇV1. This can also be seen when we regard the error plots ∆GˇV1 and ∆G˜V1:
The deviation of ∆GˇV1 from the true phase transfer function is below −20 dB over most of
the plotted frequency range. Above 600 MHz, the error of ∆G˜V1 becomes lower. However,
at this point the absolute errors are already smaller than −40 dB. That means, we can
use GˇV1 to model this specific fourth order system over the plotted frequency range with
reasonably small error. This was intended by our initial parameter choice. It is apparent,
that it would be desirable to design the system such that it behaves more like the model G˜V1
which exhibits a much lower deviation from the desired output 1
M
over a wider frequency
range. This however is only achievable by increasing the gain K2 of the inner loop.
Parameter influence
Since the effect of the filter parameters on the location of the system pole closest to the
jω-axis cannot be described analytically, we will use a numeric approach to visualize the
parameter influence. Starting from the stable base system described in Table 3.2, we vary
the design parameters in p separately and observe the resulting movement of the fourth
order system poles. Hereby, we have different strategies to variate the damping factors and
the natural frequencies: We take Lvar ∈ N different values ζˆ i for each damping factor which
are in the range
1
a
ζ i ≤ ζˆ i ≤ aζ i, a > 1. (3.57)
For ζ i ≤ 1, the respective natural frequency is altered in Lvar linear steps such that
0 < ωˆ0i < ω0i,max. In the case of ζ i > 1, the valid natural frequencies ω0i are given by (3.53)
and (A.53), respectively. We then use the parameter ranges
0 < αˆi ≤ 12
(
1−
√
1− 1
ζ2i
)
and 12
(
1 +
√
1− 1
ζ2i
)
≤ αˆi < 1, (3.58)
where we discretized the lower range with bLvar/2c and the higher range with dLvar/2e points.
b·c and d·e denote the floor and ceil operations, respectively.
The effect of parameter variation on the poles closest to the jω-axis is shown in Fig. 3.4.
The squares indicate the two complex poles s1p3/4 of the initial example system while the
diamond shaped markers represent the poles of the system approximation without loop
filters, GˇV1(s). The star- and cross-shaped markers indicate the pole locations for the lowest
and highest parameter value respectively. The X-shaped markers represent the actual poles
at each step of the parameter variation.
We can see that our system becomes unstable if we decrease the damping factors ζ1,
ζ2. Varying ω01 does not influence the location of the regarded poles much. However, our
choice of ω02 heavily influences stability. Regarding the plots, it becomes clear that we obtain
maximum stability if we choose ω02 close to the inner limits of the parameter range in (3.58).
At these points we have τ 122 = τ 22 which is equivalent to eliminating the loop filter of the
PLL synthesizer. Moreover, for this parameter choice, the depicted poles of our fourth order
system get very close to those of the second order model GˇV1(s) as can be expected.
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Fig. 3.4: Poles of the fourth order system if parameters are varied around the initial param-
eter settings in Table 3.2. The plots show variations of (a) ζ1, (b) ζ2, (c) ω01 and
(d) ω02. Each parameter was varied over Lvar = 151 points and the damping factor
range was a = 200. The plot legend is shown only in (c) but is analogously valid
for the remaining graphs.
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Table 3.4: Adjusted system and filter parameters for G′V1
Parameter Symbol Calculation Value
PLL damping factor ζ2 2.0
Maximum PLL natural frequency ω02,max (A.51) 1.7591 · 106 · 2pi rad/s
Chosen PLL natural frequency ω02 0.9330 · ω02,max 1.6412 · 106 · 2pi rad/s
Combined time constants τ 122 (A.49) 2.5984 · 10−8 s
Time constant 2 τ 22 (A.50) 2.5984 · 10−8 s
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Fig. 3.5: Comparison between fourth order systems with initial and adjusted parameter set.
The dashed curve marks the deviation between the two.
Adjusted system design
Referring to our system design goals, we find the best parameter set by varying ω02. To
analyze the effect of the optimization, we design a fourth order system with the adjusted
parameters for the PLL synthesizer as listed in Table 3.4. We changed the natural frequency
ω02 to the value giving us the lowest real part for the pole pair closest to the jω-axis. We
did not alter the remaining parameters. The resulting phase transfer function G′V1 is plotted
in Fig. 3.5 along with the initial fourth order system and the difference between the two. As
we can see, this is not significant. When we apply the previously done sequential variation
of the system parameters to G′V1, we obtain the locations of the poles closest to the jω-axis
depicted in Fig. 3.6. As we can see, there is no possibility to shift the poles of the adjusted
system further left by varying a single design parameter. That means, we have found a
locally optimum solution in terms of minimizing the real part of the largest pole.
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Fig. 3.6: Poles of the fourth order system when parameters are varied around the adjusted
parameter settings. The plots show variations of (a) ζ1, (b) ζ2, (c) ω01 and (d)
ω02. Number of points and choice of values for the variation was identical to that
in Fig. 3.4.
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Table 3.5: Optimized system and filter parameters of G′′V1
Symbol Calculation Value
ζ1 6.1230
ω01,max (3.51) 555.47 · 106 · 2pi rad/s
α1 (3.58) 0.9933
ω01 α1 · ω01,max 551.75 · 106 · 2pi rad/s
τ 121 (3.49) 2.3714 · 10−11 s
τ 21 (3.50) 2.3667 · 10−11 s
ζ2 1.7194
ω02,max (A.51) 1.5123 · 106 · 2pi rad/s
α2 (A.53) 0.9067
ω02 0.9067 · ω02,max 1.3712 · 106 · 2pi rad/s
τ 122 (A.49) 3.7223 · 10−8 s
τ 22 (A.50) 3.7223 · 10−8 s
Optimization by parametric search
As we have discussed in section 3.3.2 and the subsequent sections, it is not possible to directly
find an optimum solution for the choice of the parameters of the fourth order system. In
order to find the best solution for the specific system discussed in this chapter, we apply a
parametric search over all plausible values of the parameter space p. Since this is a brute
force method, the necessary computation time increases exponentially with the number of
parameters and the chosen resolution of the parameter grid. For our analysis we have chosen
to use a grid of Lvar = 101 points for each parameter resulting in 1014 = 104 060 401 runs.
This computation takes around 9 h on a year 2013 laptop computer. We use the following
parameter variation strategy:
1) The ζ i are varied in Lvar logarithmic steps between 0.01 and 8,
2) For ω0i, we vary the factors αi from (3.53) and (A.53). The chosen range thereby
depends on the actual ζ i:
a) For ζ i ≤ 1, we use linear steps in the range α ∈
[
1
Lvar+1 , . . . ,
Lvar
Lvar+1
]
,
b) For ζ i > 1, we use the range specified in (3.58) with linear steps.
According to our design goals stated in section 3.3.4, the primary objective is to obtain a
stable system. Therefore, we ignore any parameter set which yields an unstable fourth order
system. For the second design goal which is to minimize the real part of the largest system
pole, we numerically calculate the system poles for each variation. Afterwards, we identify
the one closest to the jω-axis. Thus, we arrive at a unique solution whose transfer function
we denote by G′′V1. It is detailed in Table 3.5.
The location of poles and zeros for the adjusted and optimized system parameter sets are
listed in Table 3.6 for comparison. The resulting phase transfer functions and their difference
to the second order model GˇV1(jω) are plotted in Fig. 3.7. We can see that optimizing the
location of the largest pole leads to a negligible difference between the fourth order system
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Table 3.6: Poles and zeros of the adjusted and optimized systems
System Poles Zeros
G′V1(s) s4p1 = −4.0292 · 109 s4z1 = −4.4650 · 109
s4p2 = −3.8486 · 107 s4z2 = −3.8486 · 107
s4p3/4 = −1.3720 · 106 ± j2.8029 · 107 s4z3 = −2.7632 · 106
G′′V1(s) s5p1 = −4.2169 · 1010 s5z1 = −4.2252 · 1010
s5p2 = −2.6865 · 107 s5z2 = −2.6865 · 107
s5p3/4 = −1.3816 · 106 ± j2.8028 · 107 s5z3 = −2.7632 · 106
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Fig. 3.7: Phase transfer functions for the optimized systems.
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G′′V1 and the second order model. This is due to the largest pole s5p3/4 being identical
to the poles of GˇV1. Since the real part of the next pole s5p2 is more than one order of
magnitude further away from the jω-axis, its influence on the transfer function is negligible.
In section 3.4 we will investigate the dynamic behavior of the adjusted initial system and of
the optimized system in the time domain.
3.3.6 Summary
In section 3.3, we have laid out strategies to design and optimize a receiver channel of the
proposed retro-directive system. For this, we have introduced an alternative parameteriza-
tion: The loop filter time constants τ 1i, τ 2i have to be positive but are otherwise unbounded.
The resulting parameter space is thus not well suited for discretization. Therefore we have
regarded the inner and outer PLLs as two separate second order loops which can be charac-
terized by their natural frequencies ω0i and damping factors ζ i, i ∈ {1, 2}. As can be seen in
(3.51), (3.53), (A.51) and (A.52), ω0i are bounded by the chosen ζ i. Even though the damp-
ing factor ζ i > 0 itself is unbounded, values ζ i  1 strongly restrict the valid range of ω0i as
stated in (3.58) and (A.53). Thus, the parameter space p given by (3.54) can be discretized
better than the original one defined by the filter time constants, i.e. [τ 11, τ 21, τ 12, τ 22].
We have used the alternative system parameters to optimize the location of the pole
closest to the jω-axis. We have seen that we can find local optima in the solution space by
sequentially varying individual parameters. However, to find a global optimum, we have to
relate to a full parametric search over p. We have also found that the poles of the second
order approximation without loop filters, GˇV1(s), equal those of the found optimum. Since
the dynamic behavior is dominated by the poles with the largest real part, this approximation
is a suitable model of the fourth order system. This also means that the system behavior is
mainly defined by the loop gains K1, K2 and the division factor M . The loop filters have
only a minor influence which can also be seen in the similarity of the phase transfer functions
depicted in Fig. 3.7.
3.4 Verification by time domain simulation
In the previous section, we have designed our fourth order system with the help of phase
transfer functions. This approach is useful to ensure stability and to predict the dynamic
behavior. Our next step is to prove that the suggested system can actually be used for phase
detection, IF signal phase alignment and phase modulated RF signals. For this, we create
a Simulink model of the receiver to simulate its behavior in the time domain. Thereby, we
shall use the system parameters derived in the previous section. These simulations shall also
serve as a proof of concept for the previously introduced system component models.
The simulation setup used for the following investigations is shown in Fig. 3.8. It consists
of two RF signal generators which are modulated by the same BPSK signal but have a phase
shift δ to model the RF incident direction. Details about the signal generator model can
be found in appendix B.1.1 and Fig. B.4. The generated RF signals are subject to additive
white Gaussian noise (AWGN) realizing a given SNR. They are fed to two identical receivers
with the architecture shown in Fig. 3.2. Details about the Simulink receiver model are given
in appendix B.1. The IF outputs of the channels are summed and appear at the IF_sum
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Fig. 3.8: Simulink simulation setup for the dual channel receiver.
port of the model. We denote the respective signal by vIF(t). The VCO V1 output signals
are compared by a PFD and are lowpass filtered afterwards. The resulting signal is the time
averaged phase detection output v¯∆(t) from (3.22) which appears at the PD_out port.
For the following simulations, we use both the adjusted system parameterization G′V1(s)
and the optimized system design G′′V1(s) from Tables 3.4 and 3.5. To assess the performance
of the phase detection, we generate input signals which have a constant phase difference δ.
The BPSK modulation is used later in section 3.4.3 for the analysis of the attainable phase
modulation rate.
3.4.1 Phase detection performance
We perform several simulation runs with various phase differences δ and SNR values denoted
by SNRRF. The phase differences are set to δ ∈ [0, pi/12, . . . , 23/12pi]. The simulation time
for each run is 20 µs. We are mainly interested in the final value of v¯∆(t) to assess the phase
detection ability. Nevertheless, also the initial behavior of v¯∆(t) has to be regarded to see
when the output becomes steady and the final values have been reached.
Fig. 3.9a shows the initial phase detection output voltage v¯∆(t) for different RF phase
shifts δ. The shown results are from the adjusted system design G′V1(s). We can see that
after an initial adaption, the voltage approaches a steady value which is proportional to δ.
The curves in this plot are the results of individual simulations. During each simulation run,
δ was held constant. The expected final values are given by (3.24) and are reached after
approximately 5µs.
For the evaluation of the phase detection error, we calculate mean and standard deviation
of the phase detection output signal as
¯¯v∆ =
1
T2 − T1
T2∫
T1
v¯∆(t)dt, (3.59)
σPD =
√√√√√√ 1T2 − T1
T2∫
T1
(
¯¯v∆(t)− v¯∆
)2
dt, (3.60)
with T1 = 10 µs and T2 = 20 µs. We obtain the phase detection result ∆δ from the mean
phase detection output using (3.25). Fig. 3.9b shows mean and standard deviation bars of
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Fig. 3.9: (a) Initial phase detection output for various phase differences δ and 40 dB SNR.
(b) Mean value and standard deviation bars of the phase detection output for 40 dB
SNR over the final 10µs of the simulation for all regarded phase differences.
the phase detection output voltage over the last 10 µs of each simulation at 40 dB SNR. We
can see that the phase detection results are accurate and the standard deviation is low.
To assess the overall phase detection performance and its susceptibility to noise, we repeat
the above simulation for SNR values from 40 to 0 dB. To obtain a single figure of merit for
each RF SNR value, we use the following metric: For every input phase difference δ, we
calculate the mean (3.59) and standard deviation (3.60) of v¯∆(t) for the final 10 µs of the
simulation. Using the true phase difference, we obtain the mean phase detection error by
eδ = δ −∆δ(¯¯v∆). (3.61)
Using the same value range of δ as before, we obtain 24 mean errors eδ. We then take the
ensemble mean over all simulated phase differences of eδ and σPD. The figures of merit thus
are the mean values of all eδ and all σPD, denoted by e¯δ and σ¯PD, respectively. These are
shown in Fig. 3.10.
Although e¯δ in Fig. 3.10a does not decrease monotonically for higher SNR values, a corre-
sponding trend is observable. Since we are using AWGN on the RF signals, we may expect
that the mean error remains stable even for low SNR values as the noise influence is averaged
out. However, as detailed in appendix B.1, we use Schmitt triggers at the input of the PFD
d1 in order to avoid multiple subsequent signal sign changes due to noise fluctuations around
0 V. If the noise amplitude becomes large enough, it still can toggle the Schmitt trigger
multiple times. In this case, the phase detection result becomes erroneous. The increase in
the mean error curve for low SNRs is caused by this phenomenon. For these SNR values, the
standard deviation of the noise in (B.2) is in the order of the trigger thresholds of ±0.2 V.
That means, we need to ensure a certain SNR at the RF input for the system to be able
to perform correct phase detection. Alternatively, the Schmitt trigger threshold could be
increased. Down to 5 dB SNR we observe a mean phase detection error e¯δ below 0.01 rad,
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Fig. 3.10: Mean of the mean errors and standard deviations of the phase detection output
for different SNRs.
corresponding to 0.57◦ for G′V1. For the optimized system, we obtain such low mean errors
down to 1 dB SNR. This mean error level is sufficiently low for the desired phase conjugation
and DoA estimation.
Regarding the mean of the phase error standard deviations over SNR in Fig. 3.10b, we
see that for lower SNRs the standard deviation of our phase detection result rises. This can
be expected since it is a measure of the uncertainty of the phase detection result which is
strongly influenced by noise. Down to 6 dB SNR, the standard deviation is below 0.1 rad
or 5.73◦ for the adjusted system design. The optimized system can keep this low standard
deviation down to 3 dB SNR. Given the involved division factor of M = 57 in the detected
phases, this is a promising result. It shows that phase detection is still possible with good
accuracy even for relatively high noise levels. The results also show that the optimization of
the system parameters has a positive effect on the performance.
3.4.2 Intermediate frequency signal time constant
One distinct advantage of the proposed receiver over classic RDAs is its ability to make use of
the antenna array gain for the received signal. This implies that all channel IF output signals
are in phase. Thus, their sum is a down-mixed version of the RF signal whose amplitude is
ideally N -times that of a single channel IF output, i.e.
vIF(t) =
N∑
n=1
vIF,n ≈ NvIF,1(t). (3.62)
We want to know, if the receiver can attain this IF signal amplitude. Moreover, we are
interested in the time it takes to reach it, i.e. in the time constant of the IF response which
we denote by τIF. Since the IF signal is oscillating, we need to obtain the signal envelope
vˆIF(t) ≥ 0 to measure its time constant. Let us assume the IF signal to be sinusoidal as
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Fig. 3.11: Initial rise of the IF signal envelope for different phase differences δ using (a) 20 dB
and (b) 6 dB SNR.
defined in (3.4) but with variable amplitude.
vIF(t) = vˆIF(t) cos (ωIFt+ ϕIF) . (3.63)
This assumption is justified since the individual IF signals vIF,n are sinusoids of equal frequen-
cies in the steady state. Using the Hilbert transformH(·) and the identityH(cos(x)) = sin(x)
[77, p.453], we can obtain the envelope of such a signal as
vˆIF(t) = |vIF(t) + jH(vIF(t))| . (3.64)
We then define the time constant of the IF signal envelope by
τIF = max
t
[
t
∣∣∣ vˆIF(t) ≤ (1− e−1)MvˆIF,1 ] , (3.65)
where e is Euler’s number. In other words, for all t > τIF the signal envelope is larger than
62.3 % of its maximum value. This corresponds to the definition of time constants e.g. for
RC circuits. Using (3.65), we obtain a measure for the dynamic behavior of the system.
However, the obtained value τIF will be dependent on the actual phase difference δ as this
influences the adaption process of the PLLs in the receiver. This can be seen in Fig. 3.11
where the initial development of the IF sum signal envelope is shown for different δ and
SNRs of 20 and 6 dB. We can see strong variations in the beginning but eventually the
signal envelopes approach the expected final value from (3.62). In our case, the nominal IF
signal amplitude of a single channel is 1.0 V and N = 2. The plots in Fig. 3.11 also show the
threshold associated with τIF. As expected, the measured time constants vary for different
δ values.
The duration of the adaption process cannot be predicted. From both Fig. 3.11a and
Fig. 3.11b, we see that the largest τIF is not caused by the largest phase difference which
would be δ = pi. In order to obtain a more general figure of merit for the adaption speed,
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Fig. 3.12: (a) Mean and maximum values, (b) standard deviation of the IF sum signal enve-
lope time constant τ IF for simulation runs with different SNRRF.
we simulate the two channel case again with δ ∈ [0, pi/12, . . . , 23/12pi] and SNRs from 0
to 40 dB. As prior, we do not use the BPSK modulation shown in Fig. 3.8 during these
simulations. The result is shown in Fig. 3.12 where we plot the maximum, mean, and
standard deviation of the occurring τIF over SNR for both the adjusted system design G′V1
and the optimized parameter set G′′V1. For low SNRs, the maximum τIF goes towards the
simulation time of 20 µs. This means that the signal envelope does not stay above the
threshold value. Such behavior can be expected and is caused by the high noise level which
leads to large fluctuations in the envelope signal. This is confirmed by the significant rise in
the standard deviation of τIF for the lowest SNR values. For higher SNRs, we see that the
curves are relatively stable, given the limited amount of data points. We also observe that
the measured time constants of the optimized system are smaller than those of G′V1 which
again shows the influence of the system pole locations.
3.4.3 Phase modulation rate
Finally, we want to show that the IF sum signal contains the phase modulation of the RF
signal. As shown in Fig. 3.8, we use a square wave generator to BPSK modulate the RF
signal. We thereby alter the signal phase by pi with a frequency of fBPSK. This can be
thought of as a worst case scenario because phase changes occur as often as possible. Due
to the square wave modulation, the phase changes also occur abruptly.
To demodulate the IF signal, we multiply it with the reference signal and filter the result,
i.e.
vdemod(t) = (vIF(t) · vref(t)) ∗ hLP(t), (3.66)
where ∗ denotes the convolution and hLP(t) is the impulse response of a lowpass filter suitable
to eliminate the frequency 2ωref . Since the IF and reference signals are phase aligned, (3.66)
will be close to 12(vˆIF · vˆref) in the steady state. Due to an occurring phase shift by pi, (3.66)
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will momentarily drop to zero before rising again towards the steady state level. Thus, a RF
signal phase change can be detected in the demodulated signal.
For this analysis we regard the optimized system only. The results for the adjusted system
are very similar and are not given since they do not offer additional insights. For the
simulations, we use the parameters from Table B.1 with the following exceptions:
• Longer simulation time of tsim = 100 µs in order to have a significant amount of phase
changes,
• Different BPSK rates, fBPSK ∈ {100, 400, 700, 1000 kHz}.
The BPSK modulation starts after 10 µs to allow the receiver to initially reach its steady
state.
The resulting demodulated IF signals can be seen in Fig. 3.13. We see that up to 700 kHz
BPSK modulation rate, the system is capable of demodulating the IF sum signal: Each flank
of the BPSK signal is marked by a considerable drop in the amplitude of vdemod(t) which is
recovered shortly afterwards. We shall consider the detection of a phase jump successful, if
• vdemod(t) drops below 36.79 % of its expected maximum amplitude after the jump and
• recovers to more than 63.21 % of its expected maximum amplitude before the next
phase jump.
In Figs. 3.13a and 3.13b, the signal returns to the steady state amplitude after each phase
change. The occurring phase changes can thus be detected without difficulties. At 700 kHz,
the signal amplitude can not completely recover before the next phase change arrives as
can be seen in Fig. 3.13c. Nevertheless, demodulation according to the definition above is
still possible. If we increase the modulation rate further, we will arrive at a point, where
the phase changes are too fast. Fig. 3.13d shows a decrease in the maximum amplitude of
vdemod(t) compared to the other cases. The detection of phase jumps is no longer possible.
Since we perform a complete time domain system simulation, it is not feasible to simulate
several thousand BPSK symbols over different RF SNRs. The necessary computation time
would be several weeks. However, such a simulation would be necessary to create enough data
for a BER over SNR plot. Moreover, we would need a more sophisticated phase modulator
with a random symbol generator and pulse shaping filter along with a suitable demodulator.
While the shown results do not have the same argumentative impact as a BER curve, they
still demonstrate the principal ability of the system to demodulate BPSK signals up to a
certain modulation rate.
3.4.4 Receiver proof-of-concept
In section 3.4, we have proven the properties of the receiver proposed in section 3.2 by time
domain simulations in MATLAB/Simulink. We have demonstrated the phase detection
ability and used the ensemble mean of both the mean phase error and its standard deviation
over time as figures of merit. We have shown that the receiver is able to perform phase
detection on RF signals of SNRs down to 6 dB with a mean error smaller than 0.01 rad
and standard deviation of less than 0.1 rad. Thus, our receiver is able to meet Req. 4 as it
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Fig. 3.13: Demodulated IF sum signals for BPSK modulation rates of (a) 100 kHz, (b)
400 kHz, (c) 700 kHz and (d) 1000 kHz.
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extracts the Rx phase differences between neighboring antenna elements which can then be
used to direct a Tx beam toward the incident direction.
Moreover, we have shown that the receiver makes use of the Rx antenna array gain by
constructive superposition of the IF signals, thereby meeting Req. 3. For this, we have used
the time constant τIF of the IF sum signal envelope as figure of merit. The results show
that this time constant varies with the RF signal phase difference. By taking the mean and
maximum values of τIF over multiple SNRs, we have shown that the adaption speed does
not vary significantly down to 3 dB SNR. In this SNR range, τIF does not exceed 2.5µs for
our example system. As could be expected, we have seen an improvement in τIF for the
optimized system G′′V1(s) where we minimized the real part of the largest pole of the phase
transfer function.
Finally, we have demonstrated how BPSK-like phase shifts of the RF signal can be identi-
fied in the IF sum signal. We have seen that demodulation becomes more difficult for higher
modulation rates. The time domain simulation employed in our analysis is not suitable to
obtain BER over SNR curves, as the necessary simulation time for enough BPSK symbols
would be too long. Nevertheless, we have shown that the receiver can fulfill Req. 2, i.e.
decode the information modulated on the received RF signal.
3.5 Multiple user capability
In this section we shall investigate if the proposed RDA system is suitable for simultaneous
operation with multiple users. This is of interest because simpler system architectures like
the van Atta array or the phase-conjugating mixer have this property [36, 37, 57], [59, c.5].
3.5.1 Signal model for multiple users
Starting from our received signal model for a single source in (3.1), let us assume that K
planar wave fronts from different directions θk impinge on our ULA. The voltage at the n-th
antenna port due to the k-th user signal will then be
vk,n(t) = vˆk(θk) cos(ωRFt+ δn(θk) + ϕk(t)︸ ︷︷ ︸
:=ΨRFk,n(t)
), (3.67)
with k ∈ 1, . . . , K. Since superposition is valid for the incident EM waves and the antenna
port voltages are linear dependent on them, we assume that the port voltages of multiple
users linearly superimpose. Thus the resulting antenna port voltage is given by
vn(t) =
K∑
k=1
vk,n(t). (3.68)
Since all of the summed signals are of equal frequency, this can again be written as a harmonic
wave of the form
vn(t) = V n(t) · cos(ωRFt+ ∆n(t)︸ ︷︷ ︸
:=ΨRF,n(t)
), (3.69)
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with
V 2n(t, θk) =
K∑
k=1
K∑
l=1
vˆk(θk)vˆl(θl) · cos (δn(θk)− δn(θl) + ϕk(t)− ϕl(t)) , (3.70)
∆n(t, θk) = atan2
(
K∑
k=1
vˆk(θk) sin (δn(θk) + ϕk(t)) ,
K∑
k=1
vˆk(θk) cos (δn(θk) + ϕk(t))
)
, (3.71)
where atan2(y, x) denotes the arctangent with two arguments as defined in appendix A.1.3.
This alters the numerator of the VCO V1 output in (3.20) as follows
NV1,n(s) =
1
s2
(
K1K2h1h2
M
(ωRF − ωref)
)
+ 1
s
(
K2h2
M
ωq1 +K1h1(ωRF − ωref − ωq2)
+ K1K2h1h2
M
∆n(s, θk)
)
+ ωq1 +K1h1∆n(s, θk). (3.72)
Inserting this into (3.22), we arrive at the phase detection output of our proposed receiver
v¯∆,n(s) = K1h1
(
s+ K2h2
M
)
(∆n(s, θk)−∆1(s, θk))
s2 + sK2
M
h2 +K1K2h1h2
, (3.73)
which in contrast to (3.23) does not yield the phase differences δn(θk) directly. Additionally,
the phase terms ϕk(t) do not cancel out.
To obtain a phase detection result, we have to assume that the ϕk(t) = ϕk, i.e. vary
slowly over time such that they can be assumed constant until the phase detection output
has converged. This eliminates the time dependency of (3.71) and allows us to rewrite the
last expression as
v¯∆,n(s) =
K1h1
s
(
s+ K2h2
M
)
(∆n(θk)−∆1(θk))
s2 + sK2
M
h2 +K1K2h1h2
, (3.74)
which lets us apply the final value theorem to obtain
lim
t→∞ v¯∆,n(t) = lims→0 sv¯∆,n(s) =
∆n(θk)−∆1(θk)
M
. (3.75)
We have to find out under which conditions it is possible to extract the DoA information for
the K users from this term. From (3.71), we can see that ∆n(θk) contains 3K unknowns,
namely ϕk, θk, and vˆk(θk), with k ∈ 1, . . . , K.
3.5.2 Two-user case with isotropic antennas
To narrow down the problem, we make the following additional restrictions:
1) We know that the number of signal sources is K = 2,
2) We use an array of isotropic antennas and
3) We assume that both user signals arrive with identical signal strength at our array, i.e.
vˆk(θk) = vˆ.
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Under these strong assumptions, we can rewrite (3.71) as
∆n(θ1, θ2) = atan2 (sin (Σn(θ1, θ2)) cos (Πn(θ1, θ2)) , cos (Σn(θ1, θ2)) cos (Πn(θ1, θ2))) ,
(3.76)
where addition theorems [70, c. 2.5] and the following identities have been used
Σn(θ1, θ2) =
1
2 (δn(θ1) + δn(θ2) + ϕ1 + ϕ2) =
pizn
λ
(cos θ1 + cos θ2)︸ ︷︷ ︸
:=γ(θ1,θ2)
+ϕ1 + ϕ22 , (3.77)
Πn(θ1, θ2) =
1
2 (δn(θ1)− δn(θ2) + ϕ1 − ϕ2) =
pizn
λ
(cos θ1 − cos θ2)︸ ︷︷ ︸
:=β(θ1,θ2)
+ϕ1 − ϕ22 . (3.78)
In the final expressions, we make use of the position of the n-th array element zn from (1.5).
With this notation and the definitions of atan2 (A.3) and sgn (A.2) functions, and by using
(A.55), we can rewrite (3.76) as
∆n = Σn +
pi
2 (sgn(cos(Σn) cos(Πn))− 1) + 2pim, (3.79)
with m ∈ Z being chosen such that ∆n lies within the range [−pi, pi[. We have omitted the
angle dependence of Σn and Πn for better readability. It should be noted that (3.79) is valid
for all cases except when
cos(Σn) cos(Πn) = 0, (3.80)
which are singular points in our variable space. Using (3.79), we can rewrite the phase
differences from (3.75) as
M lim
t→∞ v¯∆,n(t) = Σn − Σ1 +
pi
2 [sgn (cos Σn cos Πn)− sgn (cos Σ1 cos Π1)] + 2pim (3.81)
= pizn
λ
γ(θ1, θ2) +
pi
2 [sgn (cos Σn cos Πn)− sgn (cos Σ1 cos Π1)] + 2pim. (3.82)
γ(θ1, θ2) is a linear combination of the cosines of the two incident angles. Thus the term is
ambiguous, i.e. there are several value pairs of θ1 and θ2 leading to the same γ(θ1, θ2). In
order to solve this ambiguity, we have to use the second summand in (3.82) which can either
be 0 or ±pi. This term can be interpreted as binary information for each of the N − 1 phase
differences.
Since the first array element is located at z1 = 0, we can write
sgn (cos Σ1 cos Π1) = sgn
(
cos
(
ϕ1 + ϕ2
2
)
cos
(
ϕ1 − ϕ2
2
))
, (3.83)
which is constant. Therefore, the first term in brackets in (3.82) defines whether the whole
expression becomes 0 or ±pi for the n-th array element. Since the sign changes of the cosine
functions occur at {Σn,Πn} = 12pi + mpi,m ∈ Z, the expression is constant within regions
whose borders are given by
γˆ =
(1
2 +m−
ϕ1 + ϕ2
2pi
)
λ
zn
, (3.84)
βˆ =
(1
2 +m−
ϕ1 − ϕ2
2pi
)
λ
zn
, (3.85)
derived from the notation of γ and β in (3.77) and (3.78).
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Fig. 3.14: (a) (γ, β) and (b) (θ1, θ2) solution spaces with borders shown for a 4-element ULA.
The dotted lines represent the additional borders for an array of 5 elements.
DOA performance with uniform linear arrays
For linear arrays, we regard incident angles in the range θi = 0◦, . . . , 180◦. To avoid am-
biguities between the two incident directions, we define without loss of generality θ1 < θ2.
It follows that γ(θ1, θ2) ∈ ]−2, . . . , 2[ and β(θ1, θ2) ∈ ]0, . . . , 2[. Fig. 3.14 shows the borders
defined in (3.84) and (3.85) for a ULA of four elements with 0.5λ spacing. It should be noted
that both Fig. 3.14a and Fig. 3.14b are two different representations of the same solution
space. The θ1 = θ2 line in Fig. 3.14b for example is identical to β = 0 in Fig. 3.14a. Ad-
ditionally, the γ = 0 line in Fig. 3.14a corresponds to θ1 = 180◦ − θ2, i.e. a diagonal from
(θ1, θ2) = (0◦, 180◦) to (90◦, 90◦) in Fig. 3.14b.
Both plots in Fig. 3.14 also show the additional borders introduced when a ULA of five
elements is used. The phase values in this example are ϕ1 = ϕ2 = 0. We can see the
difference between the (γ, β) and the (θ1, θ2) solution spaces: While the former exhibit
straight borders γˆ and βˆ, the latter show the actual position of these borders in the DoA
solution space. When we regard an array of four elements, there are three equations (3.82),
n ∈ {2, 3, 4}. The common γ(θ1, θ2) term which is present in all these equations, restricts
the solution space in Fig. 3.14 to a line. This line is parallel to the γˆ borders. From the
combination of ±pi phase jumps in the three equations, we can narrow down the solution
space to a line segment between two of the βˆ(θ1, θ2) borders. However, we cannot determine
the exact location of the correct solution, i.e. there remains an uncertainty about the true
DoA of the impinging signals.
To assess the quality of this solution space discretization, we have to introduce a figure
of merit which represents how well we are able to estimate the two DoA. Also, the figure
of merit should be an upper bound for the estimation errors that are to be expected. Thus
it makes sense to compare the projections on the θ axes of all possible γ curve segments
created by neighboring βˆ borders. The figure of merit is then the longest occurring θ span
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Fig. 3.15: Maximum DoA uncertainty for ULAs of different size and spacing. The dashed
lines are valid for a restricted range of incident angles θi ∈ [30◦, . . . , 150◦].
representing the largest region within whom the exact (θ1, θ2) solution is located. Due to
the symmetry of the solution spaces, it is enough to regard the projections onto the θ1-axis.
We define the maximum DoA uncertainty in the following way:
θ˜ = max(|θ′1 − θ′′1|), (3.86)
with
θ′1 = arccos
(
0.5(γ + βˆ′)
)
, (3.87)
θ′′1 = arccos
(
0.5(γ + βˆ′′)
)
, (3.88)
where β′ and β′′ denote any two adjacent βˆ borders and θ′1, θ′′1 are the start and end points
of the projections of all γ line segments.
For the ULA with four elements, the maximum DoA uncertainty is 41.41◦. There are
two γ curve segments whose projections exhibit this range. Their starting points (θ′1, θ′2) are
(0◦, 90◦) and (0◦, 120◦), respectively. Due to the symmetry of the solution space, the same
uncertainty result can be obtained for θ2, whereby the respective γ lines start at (60◦, 180◦)
and (90◦, 180◦). If we use a ULA with five elements, the maximum DoA reduces to 28.96◦.
We can see the influence of the array geometry on the maximum uncertainty from (3.86)
in Fig. 3.15. The solid lines show θ˜ for ULAs with different relative spacing and number
of elements for the complete solution space, i.e. θi ∈ [0◦, . . . , 180◦]. N was computed for
the value range [4, 6, . . . , 32, 64, 128, . . . , 1024]. The figure shows that larger relative element
spacing reduces uncertainty. In any case, we need a ULA of 64 elements or more for a
maximum uncertainty below 10◦.
However, if we are able to restrict our solution space to incident angles around the array
boresight, i.e. θi ∈ [30◦, . . . , 150◦], we obtain the dashed curves in Fig. 3.15 which exhibit
considerably lower maximum uncertainties. This means that by adding more ULA elements,
the discretization of the reduced solution space improves more than for the excluded angles
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which are far from boresight. For the reduced incident angle range, we obtain a maximum
uncertainty below 10◦ already with 8 array elements.
Even if we can reduce the range of incident angles as described above, we need to aim
at a DoA uncertainty much better than 10◦ if the system shall be suitable for satellite
communication applications. Fig. 3.15 shows that for an uncertainty below 1◦, we would
require a ULA with over 100 elements. From (3.84), (3.85) and Fig. 3.14, we see that
increasing the size of our ULA leads to an irregular discretization of the solution spaces.
The reason for this is that the lowest βˆ border is defined by the position of the last element
zN and k = 0 giving
βˆmin,ULA =
1
2dr(N − 1) , (3.89)
i.e. it decreases inversely proportional with the number of elements. In the following, we
shall analyze if a different array geometry yields better DoA uncertainty results.
DOA performance with non-uniform linear arrays
A straight forward strategy to improve the solution space discretization would be to postulate
that adding one antenna element to the array should halve the γ line sections in the (γ, β)
solution space. With the first element still located at z1 = 0, this can be achieved by
arranging the array elements at the positions
zn = 2n−2dr for n ∈ 2, . . . , N, (3.90)
which increases the inter-element spacing exponentially and leads to the lowest βˆ border
reading
βˆmin,EXP =
1
dr2N−1
. (3.91)
The respective discretized solution spaces of a four element array with dr = 0.5 are shown
in Fig. 3.16. The figure also shows the additional borders for an exponentially spaced array
of N = 5 elements. We can see the more regular discretization of the (γ, β) solution space
compared to the ULA in Fig. 3.14. From this we expect a lower maximum DoA uncertainty.
This is demonstrated in Fig. 3.17 where θ˜ is plotted for exponentially spaced linear arrays
of up to N = 24 elements. It should be kept in mind that due to the element spacing in
(3.90), an array of N elements has the same physical size as a ULA of 2N−2 + 1 elements,
N ≥ 4. Comparing to Fig. 3.15, we see that the attained maximum DoA uncertainty for
these two cases is the same. This shows that the position of the lowest borders βˆmin in (3.89)
and (3.91) mainly defines the figure of merit θ˜. This position is related to the largest distance
between two elements in the array and thus its physical size. It follows that the exponentially
spaced linear array is better suited for DoA estimation since it has fewer elements than the
ULA but offers the same precision at equal dimensions.
3.5.3 General multiple user case
In general, it is not possible to find a unique DoA solution for the case of multiple users from
(3.75) and (3.71). As we have seen, we can narrow down the solution space by using the
strong assumptions listed in section 3.5.2. However, especially the presence of two signals
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of equal power is difficult to motivate in communication scenarios. It is also usually not the
case for multipath scenarios where we have strong LoS and weak reflected signal paths.
Leaving this aside, our analysis in the previous section looks promising as we can obtain
very small DoA uncertainties with a reasonable number of array elements. However, we based
the investigation on the assumption of perfect knowledge of the absolute signal phases ϕ1, ϕ2.
This means that both signal sources are phase locked, which is not a suitable assumption for
a communication scenario with multiple users. If the phases are unknown, the solution space
borders defined in (3.84) and (3.85) are shifted. The ±pi jumps in the detected phases (3.82)
cannot be matched to a γ(θ1, θ2) line segment and DoA estimation is no longer possible in
the way outlined before.
Our investigation shows that it is in general not possible to detect the DoA of multiple
incident signals from the received phases only. This also means that phase conjugation
alone is not sufficient to achieve retro-directive behavior in a multi-user scenario. It is
also necessary to preserve the amplitude information at the individual antenna elements in
(3.70). A van Atta array or a phase conjugation mixer scale the signal amplitudes linearly.
In this case, superposition applies if multiple signal sources are present and each signal is
individually phase conjugated and retransmitted [37, 59, 78]. In contrast, we can say that
any RDA which makes use of phase information only is in general not capable of serving
multiple users in parallel. These findings are in line with the work of Brennan in [45] where
the necessity of amplitude information is stressed if a second signal is impinging on a PLL
based self-phasing array.
4 Digital system implementation
At the beginning of chapter 3, we have introduced the architecture of our RDA system.
Afterwards, we have focused on the receiver part and have shown its functional principle an-
alytically and by continuous time simulations. In this chapter, we shall realize the complete
retro-directive transceiver as a discrete time system. As stated in chapter 3, the proposed
transceiver is meant to be implemented with analog components. However, we will see that
the discrete time system is closely related to the analog one presented before. Our goal is to
realize the discrete time transceiver on a FPGA for an experimental validation of the whole
RDA architecture. We have chosen a digital implementation due to its better reconfigurabil-
ity. Additionally, the digital approach allows us to directly include the necessary processing
of the phase differences and the Tx beamforming which has not been addressed in detail yet.
Thus, we can realize the complete transceiver functionality. The system will be designed
for lower signal frequencies than in chapter 3 which is due to the limitation of clock rates
available for customizable digital circuits.
We begin the chapter by introducing the discrete time receiver design in section 4.1.
Thereby, we draw parallels to the analog system described in section 3.2. To underline the
similarity, we compare the analog and digital phase transfer functions using an identical
parameterization. In section 4.2, we evaluate the digital receiver by discrete time simula-
tions using ModelSim. We also compare the initial IF signal behavior and phase detection
performance to continuous time simulations of the respective analog system. After that, we
explain in section 4.3 how the complete transceiver can be realized in digital hardware. We
thereby target a system with eight Rx and Tx channels. Additionally, we present a method
to arrive at a single phase estimate and show how it is implemented on the FPGA. We
conclude the chapter by running the proposed transceiver on a FPGA development platform
and assess its phase detection performance experimentally.
4.1 Receiver design
To draw parallels to the previously described system architecture, we replicate the analog
receiver shown in Fig. 3.2 as closely as possible in the discrete time domain. This will allow
us to do the parameterization in the analog domain and transfer it to discrete time. A
receiver channel with discrete time components and quantization is depicted in Fig. 4.1.
The parallels to Fig. 3.2 and to the Simulink model shown in Fig. B.1 can be clearly seen. In
contrast to the analog receiver, the signal values are quantized. The word width w of each
signal is written next to the respective connection. All signals are signed integer numbers
with a value range [2w−1, . . . , 2w−1 − 1].
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Fig. 4.1: Digital implementation of a single receiver channel. Numbers next to the con-
nections represent the word width of the respective signal. Blank lines mark the
propagation of a single bit. The structure closely resembles the analog receiver
channel shown in Fig. 3.2.
4.1.1 Details of digital components
In this section, we will introduce the discrete time components used within the receiver and
their difference equations. Input signals are thereby noted by x, output signals by y. In
order to obtain phase transfer functions and draw parallels to the analog system design, we
use the z-transform.
Down-mixer
As in the analog design, this part is used to mix down the input RF signals. It consists of a
multiplier and a subsequent lowpass to eliminate higher mixing products. We hereby use a
second order Butterworth filter and choose the coefficients according to the frequency plan of
the receiver. Similar to (3.6), the phase transfer function of the down-mixer is approximately
ΨIF(z) = Ψ1(z)−Ψ2(z). (4.1)
We hereby denote the two mixer input signal phase values by Ψi, i ∈ {1, 2}. We assume that
the discrete time frequencies of these signals fulfill Ω1 > Ω2.
Schmitt trigger
The Schmitt trigger is a comparator with hysteresis. We can write its output signal as
ytrig(n) =

ytrig(n− 1) if |xtrig(n)| < xth
0 if xtrig(n) ≥ xth
1 if xtrig(n) ≤ −xth
, (4.2)
with xth being the threshold signal amplitude. The binary output represents the sign bit of
the input signal xtrig whereby the influence of small amplitude fluctuations, e.g. from noise
and residual higher mixing products, are eliminated by the hysteresis. We thus ensure that
4.1 Receiver design 67
the sign changes at the subsequent PFD input are caused solely by the IF signal. Regarding
the phase transfer function, we will assume that the Schmitt trigger introduces a unit delay,
i.e. z−1.
Phase-frequency detector
Since we work with discrete time components, the flip-flop based PFD is directly realized as
shown in appendix A.2 and Fig. A.1. Only the output stage is altered: We use logic gates to
map the flip-flop outputs q1, q2 to a 2 bit signal which can take the values yPFD ∈ {−1, 0, 1}.
This output signal forms the expected pulse train with sign and duty cycle according to the
phase difference of the input signals.
In accordance with the considerations in (3.8) and appendix A.2, we assume the time
average of the discrete time PFD output signal to be
y¯PFD(n) = Kd (Ψin,1(n− 1)−Ψin,2(n− 1)) . (4.3)
The z-transform of the average PFD output then reads [64, c.4]
y¯PFD(z) = Kdz−1 (Ψin,1(z)−Ψin,2(z)) . (4.4)
Due to the given output signal range, the PFD gain is fixed to Kd = 1/(2pi) in our case.
IIR loop filter
In order to allow a direct comparison between analog and digital implementation, we use
first order infinite impulse response (IIR) filters in our digital receiver design. The filter
output signal in the discrete time domain is given by [69, p.281]
yIIR(n) = −a1
a0
yIIR(n− 1) + b0
a0
xIIR(n) +
b1
a0
xIIR(n− 1). (4.5)
with ai, bi being the filter coefficients, i ∈ {0, 1}. We find the z-transform of this filter to be
h(z) = b0 + b1z
−1
a0 + a1z−1
, (4.6)
which corresponds to the form of the analog loop filter with one pole and one zero in (3.36).
To obtain the correct filter coefficients, we use the following procedure: An analog filter with
the desired time constants is designed. Then we apply the bilinear transform [79, p.504] to
it. Using the approximate substitution
s = 2Fs
z − 1
z + 1 , (4.7)
we obtain the digital filter coefficients by
a0 = 1 + 2τ 12Fs, (4.8a)
a1 = 1− 2τ 12Fs, (4.8b)
b0 = 1 + 2τ 2Fs, (4.8c)
b1 = 1− 2τ 2Fs, (4.8d)
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Fig. 4.2: Implementation of the first order discrete time IIR filter. All coefficients are nor-
malized to a0 = 211.
whereby Fs denotes the sample frequency of the discrete time system. The bilinear transform
ensures stability for the resulting digital filter under the condition that the analog filter was
stable.
The digital implementation of the first order IIR filter is shown in Fig. 4.2. For the
coefficients, we choose a word width of wIIR = 12 bit which corresponds to the width of
the hardware multipliers in our implementation. Since a0 in (4.8a) is always the largest
coefficient, we set it to a0 = 211 = 2048. The remaining coefficients from (4.8) are mapped
to the range [−2048, . . . , 2047] and multiplied with the respective forward or feedback signals.
Using this normalization, we save the multiplier for coefficient a0. Instead, we only need an
arithmetic bit shifter in the feedback path of a1.
The thus realized filter has a gain of a0. Since the filter input signal is the PFD output, its
value range is {−1, 0, 1}, as written above. Due to this bounded input, the 30 bit outputs of
the multipliers and adders in the filter design are not fully used. This oversizing is necessary
in order to avoid loss of information when we truncate the filter output signal to its 18 least
significant bits (LSBs) in the feedback path of the filter.
Bit shifter
To adjust the PLL forward gain, we use arithmetic bit shifters after the loop filters. The
input signal is thereby up or down shifted by dSHFT bits. The arithmetic shifter hereby
preserves the sign of the input signal. As long as the output signal is not truncated, the
difference equation of the shifter is given by
ySHFT(n) = 2dSHFTxSHFT(n− 1), (4.9)
with dSHFT ∈ Z. The z-transform thus reads
hSHFT(z) = 2dSHFTz−1. (4.10)
Numerically controlled oscillator
A discrete time oscillator is implemented as a lookup table with 2wϕ entries where wϕ is
the word width of the phase accumulator [64, c.9.7.2]. The table entries are equally spaced
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amplitude samples of a single period of a sinusoid. We find the quantized digital oscillator
output signal to be
yosc(n) =
⌊
2wosc−1 sin
(
2piϕinc2wϕ n
)⌋
, (4.11)
with wosc denoting the word width of the signed signal amplitude and ϕinc ∈ N the phase
increment. The physical frequency of the oscillator depends on the sample rate Fs and is
given by
f osc =
ϕinc
2wϕ Fs. (4.12)
A numerically controlled oscillator (NCO) is a quantized digital oscillator with a frequency
modulation (FM) input. We find its output signal to be
ynco(n) =
2wnco−1 sin(2piϕincn+∑n−1l=0 xnco(l)2wϕ
)
︸ ︷︷ ︸
:=Ψnco(n)
, (4.13)
where xnco,i(n) is the NCO input signal. The parallel to the VCO output signal from (3.10)
is obvious. We can rewrite the NCO output phase term as
Ψnco(n) = Ψnco(n− 1) + 2piϕinc + xnco(n− 1)2wϕ . (4.14)
Neglecting the constant phase increment ϕinc, the z-transform of this expression reads [64,
c.4.2.3]
Ψnco(z)
xnco(z)
= 2pi2wϕ
z−1
1− z−1 , (4.15)
where the first term is the sensitivity KV = 2pi/2wϕ of the NCO. We see that the NCO
translates the input signal into the phase term of a periodic signal similar to the VCO in
(3.10).
Frequency divider
The frequency divider is implemented in the same way as described in section 3.2.2 and
shown in Fig. B.3 for the Simulink model. It consists of a counter which increments with
each input signal sign change. Since the input signal of the divider is the quantized output
of a NCO, it is sufficient to regard its sign bit. After M input signal sign changes, the
frequency divider toggles its output signal.
Under the assumption that the input signal frequency remains constant over M periods,
the phase transfer function of the frequency divider reads
Ψdiv(z) =
z−1
M
Ψnco(z). (4.16)
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4.1.2 Receiver phase transfer function
Having described all necessary system components, we can obtain the phase transfer function
of the inner PLL. Using (4.15) and inserting (4.6), (4.4) and (4.16), we arrive at
ΨNCO2(z) = KV2
z−1
1− z−1h2(z)Kd2z
−1
(
ΨNCO1(z)− ΨNCO2(z)
M
z−1
)
= K2h2(z)z
−2
1− z−1 + K2
M
h2(z)z−3
ΨNCO1(z). (4.17)
From this, we can derive the phase transfer function of the whole receiver from RF and
reference inputs to the outer NCO output. Once again, we take (4.15) and insert (4.1),
(4.6), (4.4) and (4.17) which yields
ΨNCO1(z) = KV1
z−1
1− z−1h1(z)Kd1z
−1 ((ΨRF(z)−ΨNCO2(z)) z−Td −Ψref(z))
=
K1h1(z)z−2
(
1− z−1 + K2
M
h2(z)z−3
) (
ΨRF(z)z−Td −Ψref(z)
)
(1− z−1)
(
1− z−1 + K2
M
h2(z)z−3
)
+K1K2h1(z)h2(z)z−4−Td
. (4.18)
Td denotes the delay introduced by the mixing and filtering operations between the RF and
NCO output signals and by the Schmitt trigger. To determine zeros and poles of the phase
transfer functions (4.17) and (4.18), we have to insert the filter transfer functions from (4.6).
The respective expressions can be found in appendix B.2. With first order filters, the order
of the phase transfer function (4.18) is 6 + Td which inhibits an analytical calculation of the
system poles. To check system stability for a given realization, we therefore have to obtain
the poles numerically again. We will use the above system phase transfer function later in
section 4.1.4 to compare the discrete time system performance to that of the analog one.
4.1.3 Phase detection
As can be seen in Fig. 3.8, we have obtained the phase detection results for our continuous
time simulations by feeding the VCO 1 outputs of two channels to a PFD and lowpass
filtering its output. The lowpass filter thereby averages the PFD output signal over time,
thus leading to a smooth phase detection result. In the digital implementation, we will
again obtain the phase differences between two receiver channels by comparing their NCO 1
outputs from Fig. 4.1 using a PFD. The averaging however will be done differently: As
described above, our digital PFD has a 2 bit output signal. The most significant bit (MSB)
thereby determines the sign of the PFD output, while the LSB denotes if a pulse is present
or not. In order to obtain the phase difference of the two input signals, we have to determine
sign and duty cycle of the PFD output signal. For this, we use a duty cycle counter (DCC)
whose structure is depicted in Fig. 4.3. It consists of two counters: The lower one acts as
reference. It counts upwards on every clock cycle and we use its overflow signal to update
the DCC output register. With the counter output word width wcnt, the overflow is triggered
every 2wcnt clock cycle. The upper counter keeps track of the arriving pulses. For this, we
use the MSB, i.e. the sign of the pulse to decide if the counter counts up- or downward.
With the LSB, we enable the counter such that it is only counting if a pulse is present. The
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Fig. 4.3: Block diagram of the digitally implemented DCC used to extract the duty cycle of
a PFD output signal.
ratio between the two counter outputs is proportional to the duty cycle of the input pulse
train.
To arrive at the desired phase differences, we have to implement the computation of (3.25),
i.e. remove the factor 1/M and apply the modulo operation. Therefore, we select the word
width of the counters according to
wcnt = wpd + log2(M) + bs, (4.19)
where wpd is the desired word width of the phase detection output and M must be a power
of 2. bs is a number of additional bits used to increase the averaging time of the phase
detection and thus smooth the result. We hereby implement the necessary multiplication
by M because we are counting over M -times more clock periods. The modulo division is
realized by shifting down the counter output by bs and then truncating to the wpd LSBs.
At the DCC output, we thus obtain an averaged estimate for the duty cycle of the input
pulse train. The phase detection output maps the possible phase differences [0, . . . , 2pi[
between two PFD input signals to the available integer range [0, . . . , 2wpd − 1]. Due to the
described DCC structure based on counters, we obtain the time between phase detection
output updates to be
tupd,pd =
2wcnt
fclk,pd
, (4.20)
where fclk,pd is the clock of the phase detection circuitry. We see that enlarging the counter
word width leads to a better granularity of the phase detection but also exponentially in-
creases update time.
Besides the quantization of the phase detection result by the output word width wpd, we
have to observe that the pulse widths of the PFD output signal are also quantized. This is
because the PFD is a clocked device and its output can only change from one clock cycle
to the next. Thus we obtain a pulse train whose duty cycles are integer multiples of the
PFD clock which we also set to fclk,pd. Each of the two PFD input signals is the output
from a NCO 1. In the steady state, they will have an equal frequency fN1 and the minimum
detectable phase difference between the input signals is
∆δmin = 2piM
fN1
fclk,pd
= 2pifRF − f ref
fclk,pd
, (4.21)
where fRF and f ref are the RF and reference frequency of our receiver, respectively. We see
that it would be desirable to have a high fclk,pd in order to minimize ∆δmin and thus increase
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Table 4.1: Digital example system base parameters
Parameter Symbol Value
Main clock frequency fclk 100 MHz
Received signal RF fRF 13.28 MHz
Reference oscillator frequency f ref 781.25 kHz
Expected output IF f IF 781.25 kHz
NCO phase accumulator width wϕ 32 bit
Loop filter gain Kh 211
PFD 1 gain Kd1 1/2piV/rad
Bit shifter 1 distance dSHFT1 4 bit
NCO 1 quiescent frequency fq1 781.25 kHz
PFD 2 gain Kd2 1/2piV/rad
Bit shifter 2 distance dSHFT2 16 bit
NCO 2 quiescent frequency fq2 12.5 MHz
Frequency division factor M 16
DCC phase detection output width wpd 8 bit
DCC number of smoothing bits bs 1 bit
DCC counter word width wcnt 13 bit
Phase detection clock frequency fclk,pd 200 MHz
DCC update time tupd,pd 40.96 µs
Minimum detectable phase difference ∆δmin 1/8pi rad
the phase resolution. This also decreases the DCC update time in (4.20). However, for a
real implementation, the attainable clock speeds are limited by the chosen FPGA device.
4.1.4 Parameterization
Previously, we have introduced all necessary components for the receiver in the discrete time
domain. From that, we have derived the system phase transfer function in (4.18) and have
introduced the phase detection circuitry. In order to assess the performance of the receiver,
we have to choose its parameterization. Similar to the analog receiver channel designed in
section 3.3, the discrete time system is characterized by the following parameters:
• Loop gains K1, K2, incorporating the gain values of PFD, filter, arithmetic bit shifter
and NCO,
• Divider factor M ,
• Filter time constants τ 2i, τ 12i which can be converted to IIR filter coefficients using
(4.8).
Due to the parallels between continuous and discrete time systems, we are able to compare
their phase transfer functions and the locations of poles. For this analysis, we use the discrete
time example system detailed in Table 4.1. Compared to the analog receiver parameters from
Table 3.1, we see the following differences: The signal frequencies are much lower which is
4.1 Receiver design 73
Table 4.2: Filter parameters for digital implementation
Parameter Initial Optimized
τ 121 0.2768µs 9.2827µs
τ 21 0.2763µs 1.0373µs
a11 −1975 −2046
b01 2044 230
b11 −1971 −228
τ 122 0.526 61µs 10.805µs
τ 22 0.526 60µs 9.3884µs
a12 −2009 −2046
b02 2048 1780
b12 −2009 −1778
due to the digital implementation. From previous experience with digital systems [80, 81],
we aim at a clock frequency of fclk = 100 MHz for the digital implementation. All occurring
frequencies in the design have to fulfill the sampling theorem [82]. The RF has to be chosen
such that the higher mixing product after the down-mixer in Fig. 4.1 can be filtered out. We
have chosen the IF frequency to be 1128fclk which directly yields the available phase resolution
for the IF and NCO 1 output signals. As detailed above, the division factorM was chosen to
be a power of 2 in order to do the necessary modulo division from (3.25) with the presented
DCCs. While the NCO sensitivity is fixed in the digital approach by the width of the phase
accumulator, we can adjust the loop gains by changing the bit shifter distances. We see that
for the chosen parameterization, the gain of the inner PLL is by a factor of 212 higher than
that of the outer PLL.
In general, the discrete time receiver channel shall mirror the behavior of the analog one.
Therefore, our design goals are the same as stated in section 3.3.4, i.e. ensure system stability
and minimize the real part of the pole closest to the jω-axis in the Laplace domain. For the
discrete time system, stability is achieved when all poles of the phase transfer function in
(4.18) lie within the unit circle. We have to check this condition by numerically calculating
the pole locations of (4.18) for each parameter set.
In order to apply the optimization technique introduced in section 3.3.4, we have to transfer
the discrete time system to the Laplace domain. As for the IIR filters, we apply the bilinear
transform to the phase transfer function in (4.18). In the following, we regard two different
sets of loop filter parameterization which are detailed in Table 4.2:
1) Initial: The filter coefficients taken from the analog design in section 3.3,
2) Optimized: The coefficients found by a full parametric search fulfilling (3.56), whereby
we use the actual values of K1, K2 and M from Table 4.1.
Both parameter sets lead to stable systems but differ considerably. We see this in the time
constants which are an order of magnitude apart. Moreover, we observe that for the initial
parameterization, the second loop filter is eliminated for the digital system design. We shall
compare the two parameter sets in terms of phase transfer function and system poles.
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Table 4.3: Poles of the initial and optimized system designs
Parameter set Poles (analog) Poles (digital, quantized)
Initial −3.6123 · 106 −3.6291 · 106
−1.8989 · 106 −1.9226 · 106
−1.6671 · 105 −1.6741 · 105
−2.8603 · 104 −2.8624 · 104
Optimized −1.6796 · 105 −1.5512 · 105
−1.0568 · 105 −1.2382 · 105
−4.8169 · 104 ± j1.8923 · 104 −4.3424 · 104 ± j2.2002 · 104
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Fig. 4.4: Poles of the receiver with (a) initial and (b) optimized parameter set. It can be
seen that the influence of filter coefficient quantization is larger for the optimized
set.
4.1 Receiver design 75
The locations of the poles in the Laplace domain are listed in Table 4.3 and the poles
closest to the jω-axis are shown in Fig. 4.4. The plots show the location of system poles for
three cases: First, we use the phase transfer function in (3.46), i.e. we have an analog system
from whose transfer function we obtain the poles directly in the Laplace domain. We denote
this as the analog design. Second, we use the discrete time phase transfer function in (4.18)
with double precision, i.e. unquantized filter coefficients and apply the bilinear transform
to obtain the phase transfer function in the Laplace domain. From this we obtain the poles
numerically. We call this the discrete time system. Third, we use the same procedure but
quantize the filter coefficients to integer values as in Table 4.2. This represents an actual
hardware implementation and we denote it as the digital design. As shown in (B.4), the
discrete time phase transfer functions are of order 6 + Td. The additional system poles are
not listed because their real parts are smaller than −1.5 · 108 and thus are located orders of
magnitude farther from the jω-axis than the listed poles. Therefore, they will not influence
the dynamic system behavior significantly.
Regarding Table 4.3 and comparing the plots in Fig. 4.4, we see that the optimization
leads to multiple changes: First, the real pole closest to the jω-axis becomes a complex
pole pair. While its real part is smaller due to the chosen optimization, the presence of an
imaginary part will cause oscillations in the system response. Additionally, the optimized
analog system has all four poles close to the jω-axis with the farthest being at R{s} =
−1.6796 · 105. For the initial system we find the pole farthest from the jω-axis to be located
at R{s} = −3.6123 · 106. That means, although the optimization decreased the real part of
the pole closest to the jω-axis, it increased the real part of the remaining poles such that
all four are within the same order of magnitude. This may have a negative influence on the
dynamic behavior. We have to see from time domain simulations if the chosen optimization
method yields an improvement in this case.
Analyzing the effect of the bilinear transform and quantization, we see in Fig. 4.4a that the
location of the poles is the same for all three cases. That means, we can layout the discrete
time system using the analog system design approach and expect similar behavior. Finally,
we observe that the influence of quantization is negligible in this case since the pole locations
do not differ visibly. Regarding the poles for the optimized parameter set in Fig. 4.4b, we see
good agreement between the analog and the discrete time system. However, the influence
of quantization is recognizable and we observe that the rightmost pole pair is closer to the
jω-axis for the digital design. We therefore expect differences in the dynamic behavior.
A comparison of the phase transfer functions in the Laplace domain is depicted in Fig. 4.5.
The figure shows the curves for the analog and the digital designs. The respective curves
for the discrete time systems are not shown as they are very similar to the ones from the
digital design. We observe that the phase transfer functions of analog and digital design
agree well for both cases although slight differences can be seen for the optimized parameter
set. Strong deviations occur only close to the Nyquist frequency of the discrete time system.
These are caused by the bilinear transform. However, we do not expect any major influence
on the system behavior from this.
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Fig. 4.5: Phase transfer functions comparing the analog design and the result of the bilinear
transform applied to the digital design. We use two parameter sets: the initial set
taken from chapter 3 and the result of the parameter optimization using the correct
values of K1, K2 and M in Table 4.1.
4.2 Receiver hardware simulations
Previously, we have obtained the phase transfer function for the discrete time system and
have compared it to that of the continuous time version. In this section, we simulate an eight
channel receiver with the parameters listed in Table 4.1 and both sets of filter coefficients in
Table 4.2. We will thereby use two different simulation methods
1) An eight channel Simulink model for continuous time domain simulations which is
detailed in appendix B.1.2,
2) An eight channel receiver written in VHSIC hardware description language (VHDL)
for discrete time simulation in ModelSim.
The first is an expansion of the dual channel receiver used in section 3.4. The latter is an
implementation using the discrete time receiver channels and DCCs described in section 4.1.
4.2.1 Initial IF sum signal behavior
Fig. 4.6 shows the initial behavior of the IF sum signal envelope of the Simulink runs for
various phase differences in steps of pi/2 rad. The plots are both for the initial system
parameter set and the optimized one. We see that the finally achieved amplitudes are equal
and differences in adaption speed are small. In Fig. 4.7, we see the initial behavior of the IF
sum signal envelope obtained by discrete time simulation with ModelSim. It should be noted
that the time scales of the two depicted plots are different. Compared to the continuous time
simulations, we observe the following differences: The adaption speed differs considerably
between the parameter sets with the initial one converging much faster. This is due to the
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Fig. 4.6: IF sum signal envelope from Simulink simulation runs using (a) the initial and (b)
the optimized parameter sets on different time scales. The last curve in each plot
represents the case with the largest measured time constant.
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Fig. 4.7: IF sum signal envelope for ModelSim simulation runs with (a) initial and (b) op-
timized parameter set. It can be seen that the optimization does not improve the
initial behavior.
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Table 4.4: Measured IF sum signal envelope time constants
Simulation tool Simulink ModelSim
Parameter set Initial Optimized Initial Optimized
Mean time constant / µs 37.25 45.67 54.19 178.53
Standard deviation / µs 13.12 15.85 15.44 82.52
Maximum time constant / µs 52.14 54.93 81.25 315.65
According phase difference / rad 2212pi
22
12pi
16
12pi
7
12pi
previously discussed change in the location of the system poles and the additional negative
effect of the filter coefficient quantization.
We also notice that for both parameter sets the attained amplitude level is lower than the
theoretical maximum of 8. Moreover, the changes in the envelope levels happen in distinctive
steps. This is caused by the time and level discretization of the PFD outputs inside the PLLs
of our receivers. The steps in the envelope are caused by a change in the phase detection
output signal of one or more channels which causes a jump in NCO frequency. Due to
constant changes of the NCO frequencies between the channels, a perfect phase alignment
of all eight IF output signals is not achieved. Therefore, we also do not obtain the optimum
envelope amplitude of 8.
Table 4.4 lists the measured time constants obtained from all simulations above. For the
Simulink runs, we see that the mean, standard deviation and maximum time constant are
very close. However, we cannot observe an improvement of the optimized system over the
initial one. On the contrary, we see a slight increase in the measured time constants. The
reason for this is the significantly diminished distance of the remaining poles to the jω-axis
already discussed in section 4.1.4.
The decrease in performance is even more pronounced in the case of the discrete time
simulations. While the initial parameter set leads to time constants similar to the continuous
time cases, the optimized parameter set yields significantly worse results. This illustrates
the above mentioned influence of the discretization of the filter coefficients on the system
pole locations.
We conclude that the optimization of the system phase transfer function with respect
to the location of the pole closest to the jω-axis does not always lead to improved system
behavior. If the remaining system poles are drawn closer to the jω-axis and are located in
the vicinity of the optimized pole, the overall system phase response may become slower.
Comparing to the optimization result obtained in section 3.3.5, we see that there was no
similar influence on the leftmost poles. That means, there were no additional poles in
the vicinity of the jω-axis after optimization. Thus the optimized system yielded better
results than the initial one as can be seen in Fig. 3.12. In conclusion, we see that the
result of the proposed optimization technique has to be carefully regarded. Since we cannot
obtain the time constants directly from the system phase transfer function, an optimization
criterion which takes all pole locations into account would be necessary. However, a detailed
analysis on how to choose the cost function of such an optimization which minimized the
time constants of a high order system is beyond the scope of this thesis. Finally, the IF
signal envelope time constants from the two Simulink simulations in Table 4.4 are relatively
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close although the filter time constants from both parameter sets differ considerably. This
hints at a limited influence of the loop filters on the dynamic system behavior. As we have
already seen in chapter 3, the behavior is rather dependent on the loop gains of the PLLs.
Moreover, the system in ModelSim with the initial parameter set performs equally well as
the respective Simulink model. We observe large deviations only when the pole locations
of continuous time and digital design differ considerably. Therefore, we can see this as an
indication of inferior performance.
4.2.2 Phase detection output
Besides the initial adaption of the IF sum signal envelope, we are interested in the achieved
phase detection performance. In contrast to the dual channel receiver regarded in section 3.4,
if we are simulating N channels we obtain N − 1 phase difference estimates. In order to
arrive at a single phase difference, we calculate the mean over all estimates by
δˆ = 1
N − 1
N−1∑
i=1
∆δi, (4.22)
where ∆δi denotes the phase detection outputs from (3.25). This method is also applied for
the discrete time implementation where the ∆δi are the DCC outputs. The result δˆ then is
an integer number with word width wpd.
From (3.25), we see that the calculation of the ∆δi involves the modulo operation which has
discontinuities. Calculating the mean of several ∆δi which are close to such discontinuities
may lead to an erroneous result. To avoid this, we use two methods to calculate the phase
difference estimates, namely
∆δu(v∆) = (2piMv∆(θ)) mod (2pi), (4.23a)
∆δs(v∆) = (2piMv∆(θ) + pi) mod (2pi)− pi, (4.23b)
where the first is identical to (3.25) and gives us an unsigned phase value in the range
of [0, . . . , 2pi[. The second yields a signed phase value within [−pi, . . . , pi[. For the digital
system with phase detection word width of wpd, the different results of (4.23) are achieved
by interpreting the DCC outputs either as unsigned or as signed integer numbers before
calculating the mean by (4.22). For the following simulations, we will state the method used
to obtain the phase detection results. For the realization in actual hardware in section 4.3,
we will introduce other methods to decide if the mean of (4.23a) or (4.23b) is used.
The phase detection output signals of the ModelSim simulation with the optimized pa-
rameter set are depicted in Fig. 4.8. The plot shows the outputs of 24 simulation runs with
δ ∈ [0, 112pi, . . . , 2312pi] whereby we always used (4.23a). We can observe the tupd,pd = 40.96 µs
update time of the DCCs from (4.20) in the spacing between jumps of the phase detection
output curves. We see that the curves eventually approach the correct values in all cases.
As listed in Table 4.1, the phase detection output word width is wpd = 8 bit. The output
signal amplitude is therefore discretized in steps of pi/128 which can be observed in the small
fluctuations of the final values. The phase detection outputs of the Simulink simulations are
not given as they are similar to those given in section 3.4. In Fig. 4.8, we show the results
for the optimized parameter set. Thus we can prove that although the initial IF sum signal
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Fig. 4.8: Phase detection output of the discrete time system simulation in ModelSim over
time using the optimized parameter set.
convergence is worse for this parameterization, the phase detection does still work. That
means the actual filter coefficients do not influence the final phase detection result.
Fig. 4.9 shows the average phase detection errors of the Simulink and ModelSim simulation
runs for the 24 input phase differences. We have thereby averaged the phase detection output
δˆ over the final 500 µs of the respective simulation, i.e.
δ¯ = 1
T2 − T1
∫ T2
T1
δˆdt, (4.24)
with T1 = 500 µs and T2 = 1000 µs. For the Simulink case, we have used (4.23b) and it can
be seen that for δ = pi the plot shows no value. This is because the mean error is much
higher than the graph scale in this case, but this is caused by the discontinuity of the modulo
operation. We can see that the continuous time simulation yields much more accurate results:
The errors for both the initial and the optimized parameter set are below 1.7pi · 10−4 rad or
0.03◦. In the discrete time simulation, we attain larger errors which lie below 1.2pi · 10−2 rad
or 2.16◦. These differences are caused by the quantization and time discretization effects of
the ModelSim simulation. As mentioned before, the phase is represented by 8 bit words and
can only change at distinct points in time. Taking the mean of the output signal therefore
does not reduce the error as effectively as in the continuous time case. Moreover, the PFD
output pulse width is discretized by the sample time which lowers the accuracy even further.
As can be expected, the phase errors of the discrete time model are larger than those in
the continuous time simulation. Nevertheless, we see that phase detection is also possible
using the discrete time system. The achieved accuracy should be sufficient for the purposes
of phase conjugation and DoA estimation. With these results, we can go one step further
and implement the simulated discrete time receiver in actual digital hardware.
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Fig. 4.9: Average final phase detection errors for (a) continuous time Simulink and (b) dis-
crete time ModelSim simulations.
4.3 Transceiver hardware implementation
In the following, we show how the retro-directive transceiver can be realized in digital hard-
ware. Regarding the system architecture in Fig. 3.1, we shall implement all blocks except
the dual band antenna array on a FPGA. It should be noted that the digital implementation
presented here is made to experimentally proof the system concept. Working with digital
hardware allows us perfect similarity between channels and easier adjustment of system pa-
rameters. For the target application of satellite communications, the data carrying system
blocks shall be realized with analog components as described in chapter 3.
4.3.1 Functional description
The complete digital implementation of the retro-directive transceiver with eight channels is
depicted schematically in Fig. 4.10. It is written in VHDL. On the left hand side, we see the
eight receiver inputs. The arriving RF signals are sampled by ADCs and fed to individual
digital receiver channels which have been described previously in section 4.1. All channels
share a common reference NCO. The IF outputs of the receiver channels are summed up
and the result appears as IF sum signal at the DAC 9.
In the design, we see the two clock sources specified in Table 4.1: The main system clock
fclk drives most of the sub-systems while the faster fclk,pd is used only for the receiver output
NCOs and the subsequent PFDs and DCCs in order to increase phase detection accuracy as
shown in (4.21). The DCCs are designed as presented in section 4.1.3.
The DCC output signals are processed in the block labeled Channel mean where (4.22) is
calculated with both versions of (4.23). As mentioned above, we have to find means to decide
whether we use the unsigned or the signed version of the mean phase difference estimation.
This is done in the Time average & variance unit which is schematically depicted in Fig. 4.11.
The block takes the phase difference estimations xEST(n) as input. In the upper branch, we
calculate the time average by storing the last 2L input values in a first-in, first-out (FIFO)
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Fig. 4.10: Block diagram of the FPGA program of an eight channel transceiver configured
for retro-directive operation with an external Tx input signal. RF signals with
progressive phase shifts and common phase modulation are expected at the inputs
of the eight identical receiver channels. The phase shift is detected and used for
Tx beamforming. A down-converted and constructively superposed version of the
RF signals appears at the IF sum output.
Fig. 4.11: Implementation of the time average and variance calculation for the phase differ-
ence estimates.
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delay line. The moving average output is given by
yAVG(n) =
 1
2L
2L−1∑
k=0
x(n− k)
 . (4.25)
The floor operation b·c is hereby achieved by the bit shifter. At the same time, we obtain the
variance of the phase difference estimates in the lower branch of the structure in Fig. 4.11.
By subtracting the current average value from the input estimate and squaring the result,
we calculate the variance of the current phase estimate. We use the same FIFO delay line
structure as above to calculate a moving variance of the phase estimates as
yVAR(n) =
 1
2L
2L−1∑
k=0
(xEST(n− k)− yAVG(n− k))2
 . (4.26)
It should be noted that this calculation works only if there are no short term variations in the
input phase differences δ of the receiver. The average output yAVG used for the calculation
of the current yVAR is always 2L samples old. If the input phases are changing significantly
within this time, the resulting variance output is not valid. Using (4.20) and the length of
the FIFO we can compute the time for a complete cycle of the moving average filter by
tMA = 2L
2wcnt
fclk,pd
. (4.27)
Using L = 8 and wcnt = 13, we obtain tMA = 10.5 ms. That means, the input phase
differences should be steady for at least this amount of time in order to get a valid time
average. For a valid variance output, the phase differences have to remain steady twice as
long.
Calculation of time average and variance are done simultaneously for the unsigned and
signed phase estimates. We then choose the estimate which has lower variance. If both
estimates have the same variance value, we use the signed one. This is because we rather
expect phase differences centered around δ = 0 which corresponds to signals coming from
boresight, i.e. θ = 90◦.
As can be seen in Fig. 4.10, the chosen phase estimate is used to select Tx beamforming
coefficients which are stored in a read-only memory (ROM). The coefficients are chosen such
that they perform phase conjugation and correct for array squint. The selected coefficients
are then used as weights for a complex beamformer. We get the Tx input signal for the
beamformer from the ADC 9 at the Tx_in port. We use a Hilbert filter to obtain a complex
signal with which we can do beamforming. At the output of the beamformer, we get eight
individually weighted versions of the Tx input signal. These are fed to DACs whose outputs
can be used to feed an antenna array.
Alternatively, the FPGA program allows us to set the Tx beamforming coefficients exter-
nally. This is done via a universal serial bus (USB) connection which controls a standardized
Joint Test Action Group (JTAG) interface on the FPGA. A multiplexer before the complex
beamformer is used in Fig. 4.10 to switch the source of the beamforming weights. Addi-
tionally, we can choose if the Tx signal comes from an external source via the ADC 9 or
from an internal NCO. We will use the external beamforming option in combination with
the internal signal generator for the following hardware loop tests.
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Fig. 4.12: Experimental setup for hardware loop validation consisting of an FPGA (located
under the fan) and four extension cards each with two ADCs and two DACs. Input
signals are generated internally and sent to the DACs. Via SubMiniature version
A (SMA) cables, the signals are fed to the ADCs and used as inputs to the eight
channel receiver. The USB connection serves to control and monitor the system
and to extract phase detection results.
4.3.2 Hardware loop experiments
We use the transceiver design shown in Fig. 4.10 to validate our retro-directive system
concept with digital hardware. The platform for this evaluation is the commercially available
TR4 FPGA development board produced by terasIC [83]. It incorporates an Altera Stratix
IV FPGA [84]. The evaluation board can be equipped with proprietary expansion cards,
each providing two ADC and two DAC channels [85].
The FPGA board with four such expansion cards is shown in Fig. 4.12. The FPGA is
located under the fan. Besides the AD/DA cards, we have connected a general-purpose
input/output (GPIO) card which allows us to control external components. We will use
this functionality for the measurements in chapter 5. The FPGA board also has a USB
connection to a host PC which lets us to program the FPGA. Additionally, we can record
signal snippets from the digital design during runtime using the JTAG interface. We use
this functionality in the following experiments to obtain phase detection results.
In Fig. 4.12, the FPGA board is shown in a loop configuration. That means each DAC
output is connected to an ADC input by a short SMA cable. We will use this loop setup
to test our receiver with defined input signals. To create these signals, we control the
beamformer and the internal NCO for Tx signal generation in Fig. 4.10 directly using the
USB connection.
Steady state phase detection performance
In this experiment, we let the DACs generate eight input signals of frequency fRF with
progressive phase shifts. This corresponds to the signals we expect if the ULA receives a
signal from a given direction θ. We then observe the phase estimates at the output of the
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Fig. 4.13: Steady state phase detection output signals over time for stable progressive input
phase differences measured during hardware loop tests.
time average & variance block in Fig. 4.10 and evaluate the phase estimation error. Via the
JTAG interface, we record one data point each time the DCC outputs are updated, i.e. every
40.96µs as shown in (4.20). The FPGA stores 8192 data points such that we can analyze the
phase estimation outputs over 335.5 ms. We expect a result similar to that of the ModelSim
simulation shown in Fig. 4.8. However, on the FPGA we cannot capture the initial behavior
but can analyze the steady state values only.
Fig. 4.13 shows the phase detection estimate for different progressive phase shifts δ in
steps of 112pi. Hereby, we have drawn the curves of several subsequent measurements in one
plot. It can be seen that the phase detection outputs are relatively stable over time. We
observe some small fluctuations e.g. in the 10/12pi and −11/12pi curves. Also the spacing
of the curves is not perfectly equal as we would expect for the given setup.
To arrive at a concise figure of merit for the phase detection capability, we calculate
the mean of the detected phase values over time. The result is shown in Fig. 4.14a while
Fig. 4.14b depicts the mean error and the standard deviation of the phase detection out-
put over time for all simulation runs. We can see that the obtained mean errors are below
0.0272 · pi rad or 4.9◦. The standard deviations are smaller than 0.0082 · pi rad or 1.5◦. Com-
pared to the results of the ModelSim simulation in section 4.2, we see that the maximum
phase error is more than twice as high. Reasons for this increase are differences in the analog
signal paths consisting of DACs, cables and ADCs. Moreover, in contrast to the simulations,
there is noise in the received signals. Nevertheless, the results show that the proposed digital
implementation of our retro-directive receiver is able to perform phase detection with physi-
cal input signals. The performance is better than those reported in [30] and [46] where phase
conjugation errors up to 15◦ occurred for systems with six channels. The errors shown here
form a base line for the phase detection and DoA estimation performance of our receiver
when it is used in combination with RF hardware and an actual antenna.
86 4 Digital system implementation
−pi −pi2 0 pi2 pi
−pi
−pi2
0
pi
2
pi
δ / rad
δ¯
/
ra
d
(a)
−pi −pi2 0 pi2 pi
0
pi
100
2pi
100
3pi
100
4pi
100
δ / rad
|δ¯
−
δ|,
σ
(δˆ
)
/
ra
d
Mean error
Standard deviation
(b)
Fig. 4.14: Result of the static phase detection experiment. (a) Average of the estimated
phases over time and (b) absolute error of the average values and standard devi-
ation of the detected phases over time.
Detection performance for time-varying phase differences
In order to show the ability to track a moving signal source, we use the same hardware loop
setup shown in Fig. 4.12. In this experiment however, we vary the input signal phases over
time. We thereby cover the range of δ ∈ [−pi, . . . , pi[ rad. During the experiment, we change
the progressive phase difference between the input signals by an amount of pi/90 rad/s. Thus
we sweep over the whole range of δ within 180 s. Before and after the phase sweep, the phase
difference is set to 0.
The progressive phase difference of the input signal over time is plotted in Fig. 4.15a
along with the phase detection result δˆ of our receiver. We see that the estimate is accurate
except for the phase jumps and differences close to ±pi rad. However, as we have discussed
previously, such phase differences are not likely to occur in the target application because
they represent incident angles far from boresight. Fig. 4.15b shows the absolute phase
detection error whereby we have plotted only the lower error range. During the phase
jumps, errors go up to pi rad. However, within the region of linear phase changes, we see
that the error stays below pi/32 rad most of the time.
Fig. 4.15c and Fig. 4.15d are plots from the same data base but show how the phase
differences from the experiment translate into DoA. For this we use (3.27) and assume an
array with relative spacing of dr = 0.5. In Fig. 4.15c we can see the arcsine shape of the
estimated DoA. As can be expected from the phase detection results, the DoA estimate has
only small errors during most of the experiment. The pointing error in Fig. 4.15d shows that
we obtain an accuracy better than 3.0◦ over the largest part of the phase difference range.
We can conclude that the digitally implemented receiver is able to track a moving signal
source in a FoV of ±60◦ around boresight.
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Fig. 4.15: Result of the loop test with varying progressive input phase difference δ. (a) shows
the true and estimated signal phases over time, (b) the absolute phase estimation
error. (c) plots the corresponding true and estimated DoA with dr = 0.5 array
element spacing. (d) shows the DoA estimation error.
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4.4 Summary
In this chapter, we have transferred the analog continuous time receiver introduced in chap-
ter 3 to the discrete time domain. For that, we have defined suitable representations for
the previously used analog components. Additionally, we have demonstrated how the phase
detection output signals can be processed in a digital system using DCCs for time aver-
aging instead of lowpass filters. After that, we have compared the analog system design
with the respective discrete time representation in terms of pole locations and phase transfer
functions. We have been able to show, that the discrete time system is in good agreement
with its continuous time counterpart. However, we have also observed a distinct influence of
quantization on the location of the system poles.
In time domain simulations using Simulink and ModelSim, we have analyzed the dynamic
behavior of both analog and digital receiver designs. We have thereby used the time constants
of the IF output envelope signals to characterize the initial behavior. We have seen that
the optimization technique used in chapter 3 did not improve system behavior. This is
explained by the influence of the algorithm on the system poles which are not targeted by
the optimization. The phase detection accuracy of the digital system has been determined
to be better than 2.16◦ in the steady state.
In the last part of this chapter, we have presented the digital implementation of the com-
plete retro-directive transceiver. It comprises down-mix, phase detection and IF processing
on the Rx side as well as squint correction and respective beamforming on the Tx side. We
have validated the design by hardware loop experiments on an actual FPGA board where
the Rx input signals have been generated by the Tx outputs of the design. We have thereby
demonstrated a phase detection accuracy of 4.9◦. Using a dynamic scenario, we have addi-
tionally shown the expected DoA accuracy of the system to be better than 3.0◦ over a FoV
of ±60◦.
5 Experimental validation
In the previous chapter, we have demonstrated the capability of our digitally implemented
transceiver to perform phase detection and DoA estimation. However, the utilized hardware
loop setup does not allow us to demonstrate retro-directive behavior since we use the Tx
path of our system to generate the Rx input signals. In this chapter, we shall deliver the
experimental proof of our transceiver architecture using antenna measurement techniques.
For this, we need to interface the digital hardware presented in chapter 4 with an antenna
array using suitable analog front-ends. Additionally, we have to create a measurement setup
which allows us to assess the performance of an active antenna system.
Our demonstration targets satellite communication in the C-band. Therefore the RDA
system shall receive signals at 5.8 GHz and transmit at 7.0 GHz. We will present the ad-
ditional hardware for the experiments and show how it is installed in an anechoic antenna
measurement chamber, a so called CTR. After that, we will introduce the measurement
methods to characterize a RDA system. We will then present results for DoA estimation
with the receiver path and retro-directive operation using the whole transceiver. We also
draw a comparison to results from systems in the open literature. Finally, we recap the sys-
tem requirements set in chapter 3 and discuss in how far they are fulfilled by the presented
demonstrator system.
5.1 Demonstrator measurement setup
In this section, we introduce the necessary setup to measure the transceiver as a RDA system
in a CTR facility. Besides the additional system hardware components, i.e. front-ends and
antenna array, this also comprises LO generation and distribution, power supply as well as
the measurement devices. We give a comprehensive overview over all system parts, their
interaction and the applied measurement techniques in the following.
5.1.1 Analog signal processing
Since our digital hardware works with low frequencies as detailed in Table 4.1, we need to
interface it to C-band signals. This is done by analog RF signal processing and comprises
the front-ends for Rx and Tx which are the interfaces to our ADCs and DACs, respectively.
The front-ends are connected to a dual-band antenna array which represents the interface to
free space. These individual demonstrator parts are described in detail in appendix C. We
will mention only the most important properties here.
The dual-band antenna has been developed by Deutsches Zentrum für Luft- und Raum-
fahrt e.V. (DLR) for the required center frequencies of 5.8 and 7.0 GHz. It is a ULA of eight
antenna elements. Each element consists of a rectangular patch. The dual-band capability is
achieved by tuning the lengths of the rectangle sides and by the placement of the feed points.
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The antenna is linearly polarized and the two frequency bands have orthogonal polarization.
The relative spacing of the antenna elements in the ULA is dr,Tx = 0.5 for 7.0 GHz. This
corresponds to dr,Rx = 0.414 for 5.8 GHz. More details can be found in appendix C.1.
The utilized Tx front-ends have been developed at DLR by students from our partners at
Universidade Federal do Pampa (UNIPAMPA). The design concept and measurement data
can be found in appendix C.2. Each front-end consists of two PCBs: First, a beamforming
unit which mixes its input signal up to an IF of 1.9 GHz and features a digitally controlled
phase shifter and a VGA. Second, an upconverter unit which mixes the IF signal to the
desired Tx frequency of 7.0 GHz. The beamforming capability is used to calibrate the eight
Tx paths. That means, we adjust the phases and gains such that they exhibit equal amplitude
and phase at all antenna input ports. Details on the calibration of the Tx paths are given
in appendix C.5.
The development of the Rx front-ends was done within the scope of this thesis. Details
can be found in appendix C.3. The front-ends perform a down-conversion of the received
signals at 5.8 GHz to an IF of 113 MHz. A LO signal of 5.687 GHz is thereby used. The
front-ends have an adjustable gain between 30.0 and 60.0 dB. The gain setting is chosen
such that the subsequent ADCs are not clipping the signal. The ADCs are clocked with
100 MHz and thus perform bandpass sampling which results in 13 MHz input signals for the
digital hardware which corresponds to the values listed in Table 4.1.
5.1.2 Compact test range setup
The block diagram of the complete measurement setup for the CTR is depicted in Fig. 5.1.
The system is distributed between three locations which can also be seen in the photograph
of the measurement chamber in Fig. 5.3: First, some devices are located in the control room
of the measurement facility. This comprises the VNA, measurement antenna, and host PC.
Second, we place heavy devices like signal generators on the base of the antenna positioner.
Third, we have equipment on the positioner head of the facility where the antenna-under-
test (AUT) is placed for measurement. We shall describe the respective system parts in the
following.
Control room
The central part of the measurement setup is the VNA. It is connected to one port of a
dual-feed antenna to receive the 7.0 GHz Tx signal from our retro-directive demonstrator. A
corresponding output signal from the VNA is sent to the positioner base over an installed
RF cable. This signal is used as input for the AUT.
The second port of the dual-feed antenna is connected to a signal generator running at
5.8 GHz. Thus we generate an incident Rx signal for our AUT. By using a dual-feed antenna,
we make sure that the Rx signal comes from the same direction where the measurement
antenna is placed.
Finally, we set up the host PC for our digital hardware in the control room. Using a
USB over ethernet adapter, we connect it to the FPGA board on the antenna positioner.
Thus, we can control system parameters and take signal snapshots from the FPGA without
entering the measurement chamber.
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Fig. 5.1: Block diagram of the measurement setup in the CTR.
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5.687eGHz
16.0edBmTxeLOe1
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Splitterseandemixerse
foredown-conversion
Fig. 5.2: Devices on the base of the antenna positioner: Direct current (DC) power supply
and three LO signal generators. The splitters and mixers for the down-conversion
of the vector network analyzer (VNA) signal were placed in the empty rack on the
right.
Positioner
head
Positioner
base
Control
room
Fig. 5.3: Demonstrator measurement setup in the CTR. The main system parts are mounted
on the positioner head and covered with RF absorbers. Heavy devices are placed
at the positioner base. The whole system can be steered from the control room.
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Positioner base
As can be seen in Fig. 5.1, we have a DC power supply and three generators for the necessary
LO signals on the base of the positioner. The arrangement of these devices can be seen in
Fig. 5.2. Additionally, we use the two Tx LO signals to mix down the 7.0 GHz output
signal from the VNA to 25 MHz. Two commercial 1-by-2 splitters and reference mixers are
employed for this. We use the resulting low frequency signal as Tx input to our digital
hardware, as shown in Fig. 4.10. Thus, we obtain phase-lock between the VNA output
and the 7.0 GHz signals transmitted by our AUT. Phase-lock between the sent and received
signals of the VNA is a prerequisite for valid antenna measurements.
From the positioner base, we need the following connections to the RDA on the positioner
head:
1) 230 V mains voltage,
2) DC voltages for 15 V and −5 V,
3) Three SMA cables for the LO signals,
4) An additional SMA cable for the 25 MHz Tx signal,
5) An Ethernet cable to establish the USB connection between host PC and FPGA board.
The respective connections for signals and DC power are marked in Fig. 5.1 as >5 m cables.
The two LO signals for the Tx path are attenuated. This is necessary in order to avoid driving
the subsequent amplifiers into saturation which in turn would create unwanted harmonics
at the front-end LO inputs.
Positioner head
Fig. 5.4 shows a photograph of the demonstrator hardware rigged on the positioner head
in the measurement chamber. The individual components can be identified in the block
diagram from Fig. 5.1 and are described in the following.
Receiver path: The dual-band antenna array we use in the setup is a 1 × 8 ULA. It
receives signals at 5.8 GHz which are mixed down by the Rx front-ends. As described above,
the 5.687 GHz LO signal comes from the positioner base. To achieve coherent down-mix,
we distribute the signal via an 1-to-8 splitter to all front-ends. The 113 MHz IF signals are
sampled by the eight ADCs of our digital hardware platform. On the FPGA, we use the
signal processing described in section 4.3 and depicted in Fig. 4.10.
Each Rx front-end is attached to the supply and control PCB via a ribbon cable. Over
this connection we obtain the necessary DC voltages of 3.3 V and 5.0 V which are generated
on the power distribution PCB. Additionally, the Rx supply & control board connects the
VGAs of the front-ends to the FPGA. We adjust the VGA settings using a serial peripheral
interface (SPI) bus driven by the FPGA and steered by the host PC. For better visibility,
the Rx front-ends with the LO distribution and control PCB are depicted on their own in
Fig. 5.5. We can see the individual ribbon cable connection for each front-end and the SMA
cables carrying the LO signals from the 1-to-8 splitter.
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Fig. 5.4: Demonstrator mounted on the positioner in the anechoic measurement chamber at
DLR.
Fig. 5.5: Eight Rx front-ends in individual 3D printed cases (black) put into a common
holder (blue). The setup includes the 1-to-8 splitter used for LO signal distribution
and the Rx supply & control PCB with individual ribbon cable connection to each
front-end.
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Fig. 5.6: Eight Tx front-ends in common mount during a VNA measurement. The supply
& control PCB with the individual ribbon cable connections can be seen in the
background. The LO signals are fed to the front-ends through SMA cables from
the right.
Digital hardware: As can be seen in Fig. 5.4, we use the FPGA development board depicted
in Fig. 4.12. Instead of the loop configuration, the IF outputs of the Rx front-ends are
connected to the ADCs. The DACs are feeding the Tx front-end inputs. We have connected
the GPIOs of the boards to an interface PCB which distributes command signals from the
FPGA to the respective supply & control PCBs for Rx and Tx front-ends. Additionally, the
FPGA board features an additional ADC which we use as input for the 25 MHz Tx signal.
Transmitter path: The eight Tx front-ends get their input signals from the DACs of our
FPGA platform. The front-end RF outputs are screwed on to the antenna array with direct
SMA connectors. The two necessary LO signals are distributed over 1-to-8 splitters such that
they arrive with equal phase at each front-end. We use two commercially available amplifiers
prior to the splitters to enhance the power of the LO signals. This is done to ensure correct
mixer operation which requires a certain LO signal power level. Similar to the Rx front-ends,
we have a supply & control PCB for distribution of DC power and steering signals for the
phase shifters and VGAs. Fig. 5.6 shows the Tx front-ends without the antenna array. The
IF inputs are facing to the front in this picture. In the background, we see the supply PCB
with ribbon cable connections to each front-end module. Similarly, we have the LO cables
from two RF splitters for 1.9 and 5.1 GHz.
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(a) (b)
Fig. 5.7: Measurement setups for RDA systems: (a) monostatic setup with beacon and mea-
surement antennas in the same direction, (b) classic bistatic setup with beacon
antenna at a fixed angle with respect to the AUT.
5.1.3 Monostatic and bistatic measurements
Mono- and bistatic measurements have been used to characterize the performance of a RDA
system and are defined in [86]. We can see the respective measurement setups in Fig. 5.7.
In both cases, the AUT is mounted on the positioner and can be rotated by the angle θ with
respect to the measurement antenna. Via a RF cable, a VNA excites the AUT with the
desired Tx frequency, in our case 7.0 GHz. A receive antenna is connected to another port
of the VNA. It picks up the EM waves transmitted from the AUT and allows us to record
the antenna pattern, i.e. transmitted power over positioner angle.
The monostatic setup is similar to that of a RCS measurement for RADAR. It characterizes
the ability of the RDA to return power into the direction of an incident wave. For this, we
transmit power to the AUT with a beacon antenna at a frequency of 5.8 GHz. Simultaneously,
we receive power from the AUT with a measurement antenna at 7.0 GHz. Both antennas are
hereby very close such that they excite and receive from the same direction. In our case, we
use a dual-feed antenna to achieve this. The monostatic characteristic is obtained by rotating
the AUT on the positioner and measuring the radiated 7.0 GHz power as shown in Fig. 5.7a.
A perfect RDA would have a uniform monostatic characteristic, i.e. it returns the same
amount of power towards any incident direction. However as detailed in appendix B.3, real
RDAs have a monostatic characteristic which resembles the single antenna element patterns
of the array.
In bistatic measurements, we want to see the antenna pattern of our AUT when it is
illuminated from a fixed direction. As we can see in Fig. 5.7b, the beacon antenna is now
held at a fixed angle with respect to the AUT. The positioner with the AUT and the beacon
antenna is then rotated and the power picked up by the measurement antenna is plotted over
the rotation angle. A classic bistatic measurement setup requires a fixture for the beacon
antenna which is mounted on the positioner. Since in our RDA system, Rx and Tx paths
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are separated, we can circumvent such a complicated addition to our setup by using the
following procedure:
1) Turn the positioner to the desired signal incident angle α with respect to the beacon
antenna,
2) Let the receiver perform an estimation of the Rx phase differences,
3) Freeze the resulting Tx beamforming coefficients,
4) Optionally, switch off the beacon signal,
5) Perform a normal antenna measurement at 7.0 GHz,
6) Repeat the procedure for a different incident angle.
The result of the bistatic measurement is a true antenna pattern. Since the excitation of
the array is not changing during the measurement, we obtain the radiated power over angle.
The pattern can be integrated to obtain the total radiated power of the array. In contrast, the
monostatic characteristic is not an antenna radiation pattern because the excitation of the
array changes during the measurement. In other words, for each measurement point of the
monostatic characteristic there is a matching bistatic pattern. That means the monostatic
curve is composed of single points taken from bistatic patterns.
5.2 Receiver performance
The Rx path of our RDA system with its phase detection and DoA estimation capability is
the key innovation of this work. Therefore, we want to see how it performs in combination
with actual RF signals. For this, we use the positioner of the measurement chamber to
illuminate our AUT with the beacon antenna from known incident angles. On the RDA
system, we perform phase detection. The phase detection result is recorded as in the previous
experiment in section 4.3.2 and the DoA estimate is calculated oﬄine.
The results are shown in Fig. 5.8. On the left hand side, we see the estimated DoA θˆ over
the true DoA θ. The curve shows the expected linear trend. We can see some deviation
at the beginning and end of the curve, i.e. for angles close to the endfire direction. This
can also be observed in the plot of the absolute error in Fig. 5.8b: The DoA error is below
2.0◦ for incident angles θ ∈ [30◦, . . . , 165◦]. For a ULA of eight elements, this accuracy is
sufficient since the main lobes of the Tx beams are considerably broader than 2.0◦ as can
be seen in appendix C.6. This experiment confirms the DoA performance predicted in the
hardware loop tests in section 4.3.2. The larger DoA errors towards the edges of the incident
angle range are increased by the lower gain of the antenna elements in these directions which
can also be seen in appendix C.1. Additionally, the array is embedded in an absorber plate
which further inhibits reception from these directions.
5.3 Retro-directive system performance
As described in section 5.1.3, the main figures of merit for a RDA system are the monostatic
and bistatic measurement results.
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Fig. 5.8: DoA estimation performance of the demonstrator system. (a) DoA estimates in
steps of 5◦ over true incident angle. (b) absolute DoA estimation error.
5.3.1 Monostatic characteristic
The monostatic characteristic of the demonstrator system in the DoA range of θ ∈
[30◦, . . . , 150◦] is shown in Fig. 5.9. As customary for RDA systems, the curve is normalized
to the boresight value. We can see that the monostatic curve is relatively flat around bore-
sight. We achieve gain variations of less than 3 dB over a FoV of 83◦, i.e. from 40◦ to 123◦.
This is sufficient for the targeted satellite communication applications. We note fluctuations
in the gain curve right of boresight direction as well as around 60◦ and 115◦. These are
caused by the phase estimation process of the system which continuously runs. Since this
means that the Tx beamforming coefficients change during the measurement, it affects the
measured gain and thus can be seen in the monostatic curve.
Monostatic patterns are a generally used figure of merit for RDAs. Results from the open
literature differ widely in terms of array size, frequencies and phase conjugation methods.
Nevertheless, we can still compare the monostatic characteristics since they are independent
of the number of elements and spacing as we show in appendix B.3. During monostatic
measurements, our system exhibits a coverage of 83◦ with variations up to 3 dB and a 113◦
coverage with variations up to 5 dB. For better readability, we shall describe this as a FoV
of 83◦ (3 dB) and 113◦ (5 dB), respectively. This is slightly better than the result in [52]
with 110◦ (5 dB) for a two element array. [48] shows a monostatic characteristic over 110◦
(3 dB) using patch antennas at 2.4 GHz. In [87], monostatic curves with approximately 80◦
(5 dB) are shown with 5.8 GHz patch antenna elements. Using two separate arrays, [44]
demonstrates a FoV of 95◦ (5 dB) with patch antennas for 2.44 and 6.0 GHz. Finally, in [49]
a 3 × 3 patch antenna array is shown which exhibits a 80◦ (2 dB) FoV and approximately
100◦ (5 dB). From these results, we see that our RDA demonstrator performs as well as
comparable systems with patch antennas found in the open literature.
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Fig. 5.9: Monostatic characteristic of the system, normalized to the boresight gain.
Table 5.1: Characteristics of bistatic patterns
Incident Maximum Maximum Error Beamwidth
direction / ◦ / dB / ◦ / ◦ (3 dB) / ◦
60 −0.6 63 3 <15
70 −0.4 72 2 <14
80 −0.1 78 2 <14
90 0.0 89 1 <13
100 0.0 102 2 <14
110 −0.3 110 0 <14
120 −0.4 118 2 <15
5.3.2 Bistatic patterns
We obtain bistatic patterns using the procedure described in section 5.1.3. The patterns
for incident directions from 60◦ to 120◦ in steps of 10◦ are shown in Fig. 5.10. The main
characteristics of the patterns are listed in Table 5.1. The plotted antenna patterns are
normalized to the maximum of the boresight pattern. In this experiment, we used the
antenna in a phased array manner. That means, the beamforming coefficients for the patterns
shown in Fig. 5.10 have unit magnitude and a progressive phase shift. Since the coefficients
are read from a ROM as can be seen from the FPGA program in Fig. 4.10, we could use
any synthesizable array pattern. Some examples for pattern shapes that we can realize with
the system are detailed in appendix C.6. The measurements have been carried out with an
angular resolution of 1.0◦. Therefore, we can give all angles only with this accuracy. We
can see that the pointing errors are in the range predicted by the DoA experiments from
section 5.2. As can be expected, the 3 dB beamwidth increases slightly for angles farther
away from boresight. Accordingly, we observe a slight decrease in gain.
The bistatic patterns prove the ability of the demonstrator system to transmit a signal
on a different frequency back into the direction of incidence. We can see that the antenna
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Fig. 5.10: Bistatic patterns of the system for different incident directions, normalized to the
boresight pattern, i.e. θ = 90◦. (a) incident angles left of boresight, (b) incident
angles right of boresight.
array gain is used for the transmission. Side lobe levels are in the range of 12 dB which can
be expected for phased array operation.
5.4 Summary
In chapter 3, we have set requirements for the development of our retro-directive system.
Already in section 3.1, we have discussed how we plan to meet these specifications with
our proposed system architecture. We shall now compare in how far the built demonstrator
system fulfills these demands.
Req. 1: Partly fulfilled. We have demonstrated the use of different Rx and Tx frequencies
with sinusoidal signals in a measurement chamber. We have not shown the use of modulated
signals. This is because it is not possible to use modulated signals for CTR measurements.
Req. 2: Not fulfilled, since no modulated signals were used with the demonstrator. How-
ever, we could visualize the presence of a phase modulated signal in the IF output using
Simulink simulations in section 3.4.
Req. 3: Completely fulfilled. We have shown that if we successfully detect the phase
differences at the antenna elements, our system achieves constructive superposition of the
individual IF signals. The demonstrator experiments have been focused on phase detection
and DoA estimation. Since these were performed successfully, our demonstrator makes use
of the Rx array gain.
5.4 Summary 101
Req. 4: Completely fulfilled. We have shown successful back-transmission into the direction
of an incident wave by measuring the monostatic characteristic of our demonstrator.
Req. 5: Completely fulfilled. During the measurement of the monostatic characteristic,
the system runs in full duplex mode, i.e. it receives and transmits simultaneously.
Req. 6: Completely fulfilled. The utilized array uses a stacked patches architecture with
equal physical spacing of the antenna elements in both bands.
Req. 7: Partly fulfilled. The digital hardware offers a bandwidth of several MHz. However,
since we have not worked with modulated signals, the bandwidth has not been used.
Req. 8: Not fulfilled, since the system was realized on an FPGA. However, as detailed
in section 4.1 the digital design consists of components for whom analog counterparts are
available. Although it is therefore possible to realize the system with a high bandwidth using
such parts, this was beyond the scope of this thesis.
From this summary, we can see that most of the set requirements for the novel retro-
directive architecture could be achieved by our demonstrator. The main shortcoming of the
system is that we are not able to use modulated signals. Therefore, we cannot measure the
available signal bandwidth or achievable BER. Implementation of these features however
has not been in the scope of this thesis. The main goal namely retro-directive behavior
using two different carrier frequencies was achieved. That means as long as the carrier of a
communication signal can be extracted, the suggested system architecture can be used. In
the literature, there are techniques to remove modulation from a carrier, e.g. with Costas
loops [88] or similar techniques [66]. Alternatively, Buchanan et al. propose in [49] to use a
phase modulated Rx signal e.g. down-mixed from antenna element 1, as reference signal for
all other elements in the array. The authors show that the PLLs of their system are then
able to track phase modulated input signals although only up to data rates of 8.4 kbit/s.
Such methods can also be adapted to the architecture presented in this thesis to enable the
use of communication signals.
Using our demonstrator system, we have been able to prove the validity of our system
architecture introduced in section 3.1. Especially, we could show the predicted phase de-
tection ability of the novel receiver presented in section 3.2. Moreover, we have demon-
strated retro-directive performance which is comparable to that of existing systems. Thus,
we could illustrate the complete design cycle from analytical phase transfer functions, over
simulations in continuous and discrete time until the actual hardware implementation. The
demonstrated DoA estimation accuracy is a promising result for future developments of the
proposed system architecture.

6 Conclusion and outlook
We have started this work with an introduction to the retro-directive principle. From that we
have seen that retro-directivity offers automatic beamforming towards and thus tracking of
moving communication terminals. While these are desirable properties for satellite commu-
nications, we have discussed the difficulties in applying the retro-directive principle to such
applications. Although RDAs have been suggested for these purposes for many decades,
the necessary frequency translation between Rx and Tx turns out to be the largest obsta-
cle. By an extensive literature review, we have shown in chapter 2 that most retro-directive
architectures which are in use today cannot solve this problem.
From the vantage point of satellite communications, we have derived requirements for a
suitable RDA system in chapter 3. This has led us to a novel analog/digital hybrid retro-
directive architecture with a PLL based receiver path. It offers the necessary frequency
translation, makes use of the Rx antenna array gain and its data carrying signal paths can
be built solely with analog circuitry. Therefore, it solves the most critical issues which have
inhibited the wide spread use of RDA systems up to now. We have shown the functional
principle of the proposed receiver by means of phase transfer functions. In order to improve
dynamic system behavior, we have proposed an optimization methodology based on the
location of the slowest system pole. Using a Simulink model of the receiver, we could prove
the phase detection ability of the system by time domain simulations. Moreover, we could
show that it is possible to receive phase modulated signals with the proposed receiver. We
concluded the analysis of the system architecture by regarding the case of multiple incident
user signals. We arrived at the conclusion that the proposed RDA system is not able to
cope with multiple signal sources. While this is not the case for passive RDA signals, it is a
common problem for all PLL based architectures.
To demonstrate the performance of the proposed RDA system, we have transferred the
analog receiver to the discrete time domain in chapter 4. By designing the receiver as an
analog and a digital system in parallel, we could show similarity in terms of system poles
and transfer functions. During continuous and discrete time simulations, differences were
observed due to the slower phase detection in digital hardware. Also the phase detection
errors of the digital implementation are larger which stems from the time discretization
and value quantization. Nevertheless, we could show by simulation of VHDL code that the
digital implementation offers sufficient phase detection accuracy for the targeted satellite
communication application. We have proven this in hardware loop tests using a FPGA
development board and phase shifted analog input signals. We have also shown the ability
of the system to track dynamically changing phase differences as they would occur in a
mobile scenario.
In the last chapter, we have combined the previously shown digitally implemented system
with a 5.8 and 7.0 GHz ULA of eight elements and specifically designed RF front-ends. We
have detailed the setup necessary for experiments in a CTR. With mono- and bistatic mea-
surements, we have characterized the system and compared its retro-directive performance
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to that of systems in the open literature. Thereby, we have found that the novel architecture
performs equally well.
In this thesis, we have identified a research gap in the field of RDA systems, namely their
applicability to satellite communications. Motivated by this, we have suggested a novel
system architecture and have performed a complete development including
1) Derivation of the necessary requirements to fill the identified research gap,
2) Conceptual design of a RDA system which deals with the challenges,
3) Description of this system by means of analytic transfer functions and their parame-
terization,
4) Proof-of-concept by continuous and discrete time simulations using Simulink and
ModelSim,
5) Realization in a hardware demonstrator and
6) Characterization of the system with monostatic and bistatic measurements.
We have started the research on retro-directive antennas presented in this thesis at
DLR in 2012. Together with our partners at Technische Universität München (TUM)
and UNIPAMPA, we have been able to enter this research field and make a signifi-
cant contribution. This can be seen in the published conference and journal articles
[71, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98].
There are still some challenges which have to be overcome if the proposed RDA architecture
is to be applied for satellite communications. First, we have not been able to show that
the system can receive modulated signals. This is mainly because the necessary hardware
for modulation and demodulation was not available. Additionally, the measurements in
the CTR can only be carried out with a VNA which uses sinusoidal signals. However,
since the processing of communication signals is a key aspect, further development of the
demonstrator system shall be conducted in this direction. Within this thesis, we have already
made suggestions on how to overcome possible difficulties with phase modulated signals.
Second, we have only shown the realization of the system in digital hardware. Although the
implementation with analog components is straight forward, it is to be expected that issues
arise e.g. from fabrication tolerances. Therefore, a considerable amount of development
work would be necessary. In the end, it would be beneficial to integrate the analog RDA
system on a single chip as it is already done for traditional RF front-ends. Solving these
challenges would clear the way for a commercial application of retro-directive systems, 60
years after the first publication on such devices by van Atta.
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A Function definitions and analytical
models
A.1 Definition of mathematical functions
A.1.1 Modulo operator
We define the modulo operator such that the result has the same sign as the divisor, i.e.
a mod b = a− b ·
⌊
a
b
⌋
, (A.1)
where b·c is the floor operator.
A.1.2 Sign function
We define the sign function as follows
sgn(y) =
1 y ≥ 0−1 y < 0 . (A.2)
A.1.3 Arctangent with two arguments
The arctangent function with two arguments is defined as
atan2(y, x) =

arctan
(
y
x
)
x > 0
arctan
(
y
x
)
+ sgn(y) · pi x < 0
sgn(y) · pi2 x = 0, y 6= 0
undefined x = y = 0
, (A.3)
where we used the sign function in (A.2). The number of cases can be reduced by writing
atan2(y, x) =

arctan
(
y
x
)
− 12 (sgn(x)− 1) (sgn(y) · pi) x 6= 0
sgn(y) · pi2 x = 0, y 6= 0
undefined x = y = 0
. (A.4)
A.2 Linear phase-frequency detector assumption
In this section, we shall analyze a flip-flop based phase-frequency detector architecture which
is widely used in modern PLL integrated circuits [99] and system designs [100]. Brown [101]
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Fig. A.1: Flip-flop based PFD with reset network and CMOS switch at the output.
Table A.1: PFD output voltage states
q1 q2 vd
’0’ ’0’ v0
’0’ ’1’ v−
’1’ ’0’ v+
’1’ ’1’ v0
was the first to use complementary metal oxide semiconductor (CMOS) logic to build a
phase detector which is also frequency sensitive. The devices are sometimes called digital,
but they are used to compare unquantized continuous time signals. Most of the content in
this section was published in [71].
A.2.1 Flip-flop based architecture
The regarded flip-flop based PFD is schematically shown in Fig. A.1. Two input voltage
signals v1, v2 are fed to the clock inputs of the flip-flops. We may use Schmitt triggers to
ensure clear rising edges [102]. The flip-flop data inputs ’D’ are always held high. A rising
edge of vi, i ∈ 1, 2 thus causes the respective flip-flop output signal qi to go high (’1’). If q1 =
q2 = ’1’, the output of the NAND gate goes low and both flip-flops are simultaneously reset,
i.e. their outputs become ’0’. The flip-flop outputs qi control a CMOS switch which consists
of an n- and a p-channel metal oxide semiconductor field effect transistor (MOSFET). If q1
is high and q2 is low, the p-channel MOSFET will be in active mode. This causes the PFD
output voltage to become vd = v+. Similarly, when q2 is high and q1 is low, the n-channel
MOSFET is active causing vd = v−. If q1 and q2 are both low or high, none of the MOSFETs
is active and the pull-down resistor will ensure vd = v0. Table A.1 summarizes the relation
between the flip-flop outputs and the PFD output voltage.
We shall now investigate the behavior of the flip-flops. Let us assume that both flip-flop
outputs are ’0’, i.e. q1q2 = ’00’. It now depends on which input signal v1, v2 has the next
rising edge. If this is the case for v1, the output state will become q1q2 = ’10’. This will
not change until v2 exhibits a rising edge which triggers the reset of both flip-flops. Thus
the output eventually becomes q1q2 = ’00’ again. If v2 exhibits the first rising edge after the
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Fig. A.2: Top: Location of rising edges for two input signals of equal frequency. Bottom:
PFD output signal and mean value.
initial state, the behavior is similar but the output state is q1q2 = ’01’ until v1 has a rising
edge.
From this we see an important property of the circuit: It ignores consecutive rising edges
of one input signal. Once the output is set to ’01’ (’10’) by a rising edge of v1 (v2), it will
only go to ’00’ again if v2 (v1) has a rising edge. This is important to detect frequency
differences between the two input signals as detailed in [71].
A.2.2 Analytic input signal model
The phase-frequency detector inputs have to be periodic signals with a single rising edge per
period. Without loss of generality, we assume sinusoidal input signals of the form
vi(t) = vˆi sin(ωit+ ϕi), i ∈ 1, 2, (A.5)
with ϕi ∈ [0, . . . , 2pi[. The rising signal edges of vi clock the flip-flops in Fig. A.1. They
occur when the sign of vi changes from negative to positive. This happens at the time points
given by
t = 2pimi − ϕi
ωi
= T i
(
mi − ϕi2pi
)
, mi ∈ Z, (A.6)
where T i = 2pi/ωi denotes the signal period. Marking the rising edges of the input signals
vi(t), we can describe them as a train of Dirac delta distributions δ∆(t) located at the points
given in (A.6). This yields
r(vi(t)) =
∑
mi∈Z
δ∆
(
t− T i
(
mi − ϕi2pi
))
. (A.7)
In the following, we shall formulate the phase detector output using the last expression.
A.2.3 Output signal for equal input frequencies
Let us regard the case of two signals with T 1 = T 2 = T , i.e. two signals with only a phase
difference. Fig. A.2 shows a corresponding example of r(vi(t)) and vd(t). In this case, there
will always be a rising edge of v2 between two rising edges of v1. So in each period T there is
exactly one output pulse. We assume an initial state vd(0) = v0 and v+ = −v− = vˆd. Then
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Fig. A.3: Schematic of the loop filter with one pole and one zero.
we obtain the PFD output signal by integrating the difference of the rising edge trains in
(A.7), leading to
vd(t) = vˆd
t∫
0
(r(v1(τ))− r(v2(τ))) dτ (A.8)
= vˆd
∑
m∈N
[
u
(
t− T
(
m− ϕ12pi
))
− u
(
t− T
(
m− ϕ22pi
))]
, (A.9)
where u(t) denotes the unit step function. To calculate the mean of (A.9) it is sufficient to
regard a single period, i.e.
v¯d =
1
T
mT∫
(m−1)T
vd(t)dt =
vˆd
T
([
t
]mT
(m−ϕ12pi )T
−
[
t
]mT
(m−ϕ22pi )T
)
= vˆd
ϕ1 − ϕ2
2pi . (A.10)
Thus, the mean of the output pulse train is proportional to the phase difference between the
two input signals. We see that the last expression is the desired ideal phase detector output
in (3.7) with Kd = vˆd/rad.
A.3 Time domain model of the fourth order system
In section 3.2, we have used the Laplace representation of our retro-directive receiver channel
to describe its behavior. This is advantageous e.g. when formulating the phase transfer
functions without specifying the loop filter orders as done in (3.34). Additionally, the Laplace
formulations are in general much easier to handle than their time domain counterparts.
However, it is possible to find a time domain formulation for any system which can be
described in the Laplace domain. In the following, we want to deduce the time domain
model for our retro-directive receiver channel under the assumption of loop filters with one
zero and one pole, each. The purpose of this derivation is to confirm the characteristic
polynomial of the system obtained by the analysis in the Laplace domain.
A.3.1 Analog loop filter
As mentioned in section 3.3, the loop filters used in the regarded retro-directive receiver
channel have one zero and one pole. Fig. A.3 shows the schematic of such a filter. In the
following, its time domain behavior is analyzed. Using the time constants τ 2 = R2C and
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τ 12 = (R1 +R2)C, we get
i(t) = CdvC(t)
dt
, (A.11)
v1(t) = τ 12i(t) + vC(t), (A.12)
v2(t) = R2i(t) + vC(t) = τ 2v˙C(t) + vC(t), (A.13)
where v˙C(t) denotes the derivative of vC(t) with respect to time t and reads
v˙C(t) =
1
τ 12
v1(t)− 1
τ 12
vC(t), (A.14)
with the solution
vC(t) = e−
t
τ12 vC(0) +
∫ t
0
1
τ 12
v1(t′)e−
t−t′
τ12 dt′, (A.15)
and the derivative
v˙C(t) =
1
τ 12
v1(t)− 1
τ 12
vC(0)e−
t
τ12 − 1
τ 212
∫ t
0
v1(t′)e−
t−t′
τ12 dt′. (A.16)
We finally arrive at
v2(t) =
(
1− τ 2
τ 12
)
vC(0)e−
t
τ12 + τ 2
τ 12
v1(t) +
1
τ 12
(
1− τ 2
τ 12
) ∫ t
0
v1(t′)e−
t−t′
τ12 dt′. (A.17)
The filter impulse response is contained in the convolution integral of the last term. It reads
h(t) = 1
τ 12
(
1− τ 2
τ 12
)
e
− t
τ12 . (A.18)
A.3.2 System equations
We assume the previous signal definitions for the RF (3.1) and reference signals (3.16). The
VCO output signals vV1 and vV2 are defined according to (3.10) and the down-mixer output
as shown in (3.6). The output signals of the PFDs and loop filters for the nested PLL
structure are given by
vd1,n(t) = Kd1 [ΨRF,n(t)−ΨV2,n(t)−Ψref(t)] , (A.19)
vd2,n(t) = Kd2
[
ΨV1,n(t)− 1
M
ΨV2,n(t)
]
, (A.20)
vhi,n(t) =
(
1− τ 2i
τ 12i
)
vCi,n(t) +
τ 2i
τ 12i
vdi,n(t), (A.21)
where the output of the ideal PFD in (3.7) has been used. The system is described by the
VCO output phases ΨVi,n and the voltages across the filter capacitances vCi,n. The state
equation of the system can then be written in the form
x˙ = Ax + bv +Cc, (A.22)
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with
x = (ΨV1,n,ΨV2,n, vC1,n, vC2,n)T , (A.23)
b =
(
K1
τ 21
τ 121
, 0, Kd1
τ 121
, 0
)T
, (A.24)
v = ΨRF,n −Ψref , (A.25)
c = (ωq1, ωq2)T . (A.26)
As before, we write Ki = KdiKVi. The system matrix is given by
A =

0 −K1 τ21τ121 KV1
(
1− τ21
τ121
)
0
K2
τ22
τ122
−K2 τ22τ122M 0 KV2
(
1− τ22
τ122
)
0 −Kd1 1τ121 − 1τ121 0
Kd2
1
τ122
−Kd2 1τ122M 0 − 1τ122
 . (A.27)
and the constant frequency components are included by choosing
C =

1 0
0 1
0 0
0 0
 . (A.28)
Equilibrium occurs for x˙ = 0, leading to
vC1,n(t)|x˙=0 = Kd1 (ΨRF,n(t)−ΨV2,n(t)−Ψref(t)) , (A.29)
vC2,n(t)|x˙=0 = Kd2
(
ΨV1,n(t)− 1
M
ΨV2,n(t)
)
, (A.30)
ΨV1,n(t)|x˙=0 = −ωq2
K2
+ ωq1
K1M
+ 1
M
(ΨRF,n(t)−Ψref(t)) , (A.31)
ΨV2,n(t)|x˙=0 =
ωq1
K1M
+ ΨRF,n(t)−Ψref(t). (A.32)
When we insert the last two expressions into the first and second, we see that the voltages
over the loop filter capacitances are constant, as expected for the steady state:
vC1,n(t)|x˙=0 = Kd1
(
ωq1
K1M
)
, (A.33)
vC2,n(t)|x˙=0 = Kd2
(
−ωq2
K2
+ ωq1
K1M
− ωq1
K1M2
)
, (A.34)
A.3.3 Long term system behavior
Constant excitation If ΨRF,n(t) = ϕRF, the steady state of the system is
ΨV1,n(t) =
ϕRF
M
− ωref
M
t− ωq2
K2
+ ωq1
K1M
, (A.35)
ΨV2,n(t) = ϕRF − ωreft+ ωq1
K1M
. (A.36)
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Purely sinusoidal excitation Under ΨRF,n(t) = ωRFt+ ϕRF, the steady state is
ΨV1,n(t) =
ωRF − ωref
M
t− ωq2
K2
+ ωq1
K1M
+ ϕRF
M
, (A.37)
ΨV2,n(t) = (ωRF − ωref)t+ ωq1
K1M
+ ϕRF. (A.38)
A.3.4 Transient system behavior
From (A.27), we can find the characteristic polynomial of the system to be
0 = λ4 + λ3
( 1
τ 121
+ 1
τ 122
+ K2τ 22
Mτ 122
)
+ λ2
( 1
τ 121τ 122
+ K2
τ 122
( 1
M
+ τ 22
τ 121M
+ K1τ 21τ 22
τ 121
))
+ λ K2
τ 121τ 122
( 1
M
+K1 (τ 21 + τ 22)
)
+ K1K2
τ 121τ 122
, (A.39)
with λ being the Eigenvalues of (A.27). This expression corresponds to the denominator of
the phase transfer function from (3.37). It shows that our approach to regard the system in
the Laplace domain is valid.
A.4 Error of second order system approximations
We shall start with the approximation error when using (3.39), i.e. neglecting the loop filter
influence. The error is given by the difference between approximated and true phase transfer
function, which reads
∆GˇV1,n(s) = GV1,n(s)|hi(s)=1 −GV1,n(s)
= K1
s+ K2
M
s2 + sK2
M
+K1K2
−
(
sK1Nh1Dh2 + K1K2M Nh1Nh2
)
s2Dh1Dh2 + sK2M Nh2Dh1 +K1K2Nh1Nh2
(A.40)
= K1
s3Dh2(Nh1 −Dh1) + s2K2M (Dh2 +Nh2)(Nh1 −Dh1)
+ s
(
K1K2Nh1(Dh2 −Nh2) + K22M2 Nh2(Nh1 −Dh1)
)
s4Dh1Dh2 + s3
(
K2
M
(Nh1Nh2 +Dh1Dh2)
)
+s2
(
K1K2Nh1Nh2 + K2
2
M2 Nh2Dh1 +K1K2Dh1Dh2
)
+ sK1K22
M
Nh2(Dh1 +Nh1) +K12K22Nh1Nh2
. (A.41)
For comparison, we are also interested in the resulting error if we assume a very large loop
gain K2. We start from (3.45) and write the numerator and denominator of the loop filter
h1 explicitly. This yields
G˜V1,n(s) =
˜˚ΨV1,n(s)
Ψ˚RF,n(s)
= K1Nh1(s)
sDh1(s) +K1Nh1(s)M
. (A.42)
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We obtain the error by subtracting (3.34), i.e.
∆G˜V1,n(s) = G˜V1,n(s)−GV1,n(s)
= K1Nh1
sDh1 +K1Nh1M
−
(
sK1Nh1Dh2 + K1K2M Nh1Nh2
)
s2Dh1Dh2 + sK2M Nh2Dh1 +K1K2Nh1Nh2
(A.43)
=
−sK12Nh21MDh2
K2
s3
Dh
2
1Dh2
K2
+ s2
(
K1MNh1Dh1Dh2
K2
+ Dh
2
1Nh2
M
)
+ sK1Nh1Nh2 (Dh1 + 1) +K12Nh21Nh2M
. (A.44)
As can be expected, the error terms both vanish at s = 0.
lim
s→0 ∆GˇV1,n(s) = lims→0 ∆G˜V1,n(s) = 0. (A.45)
If we assume that the true system is of fourth order, i.e. as described in (3.37), Nhi and
Dhi are first order polynomials. That means the numerator of (A.41) is a fifth order and the
numerator of (A.44) is a fourth order polynomial. The denominators of both expressions
are sixth order polynomials. Regarding the order of the numerators, we expect that (A.41)
will increase faster than (A.44). We may presume that therefore G˜V1,n(s) is a more suitable
approximation for higher s which can also be observed in Fig. 3.3.
A.5 Second order PLL synthesizer
We obtain a second order PLL synthesizer by inserting (3.36) into (3.44) yielding
G˘V2(s) =
K2h˘2(s)
s+ K2
M
h˘2(s)
= K2
τ 122
1 + τ 22s
s2 + s
(
1
τ122
+ K2τ22
Mτ122
)
+ K2
Mτ122
. (A.46)
We obtain the characteristic values of the resulting harmonic oscillator as
ω02 =
√
K2
Mτ 122
, (A.47)
ζ2 =
1
2
(√
M
K2τ 122
+
√
K2
Mτ 122
τ 22
)
. (A.48)
However, if we want to design this PLL, we are rather interested in how to choose the time
constants to achieve a certain natural frequency ω02 and damping factor ζ2. For this, we can
reformulate the last two expressions to
τ 122 =
K2
Mω022
, (A.49)
τ 22 =
2ζ2
ω02
− M
K2
. (A.50)
Since the time constants need to be non-negative, the last expression gives us the condition
ω02 < ω02,max =
2K2ζ2
M
. (A.51)
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Moreover, since τ 122 > τ 22, we also have to ensure that for ζ2 ≥ 1
ω02 <
K2
M
ζ2
(
1−
√
1− 1
ζ22
)
and ω02 >
K2
M
ζ2
(
1 +
√
1− 1
ζ22
)
. (A.52)
This defines minimum and maximum values for the achievable natural frequency. We can
also express this by
ω02 = α2ω02,max,

1
2
(
1 +
√
1− 1
ζ22
)
< α2 < 1
0 < α2 < 12
(
1−
√
1− 1
ζ22
) . (A.53)
A.6 Arctangent of sine over cosine
The arctangent of the special case
arctan
(
sin(x)
cos(x)
)
=
x+ 2pim 2pil −
pi
2 ≤ x < pi2 + 2pil, l ∈ Z
x+ (2m+ 1)pi else
, (A.54)
with m ∈ Z chosen such that the result is within [−pi, . . . , pi[ can be reformulated to
arctan
(
sin(x)
cos(x)
)
= x+ pi2 (sgn(cos(x))− 1) + 2pim. (A.55)

B Details on simulation models
B.1 Simulink receiver model
The utilized Simulink receiver model is depicted in Fig. B.1. Comparing to Fig. 3.2, we can
see the following differences: The ideal lowpass filter is replaced by a Butterworth filter of
order 4 and a 3 dB bandwidth fbwIF. A gain block is used to multiply the IF signal by 2
to eliminate the factor 12 in (3.6). The PLL synthesizer is depicted as a two-port. We will
describe the underlying model below.
The PFD model is shown in Fig. B.2. After the two signal inputs, we employ Schmitt
triggers with a threshold voltage vtrig,i, i ∈ {1, 2, 3}. We need these in order to obtain clear
signal sign changes in case of noisy input signals. As detailed in section A.2.2, the input
signals are used as clock inputs for two D-type flip-flops whose data input is always held
high. In contrast to the ideal model, we have to introduce a delay in the flip-flop reset path.
Since the flip-flops and the NAND-gate work without delay, an immediate feedback loop
between flip-flop outputs and reset inputs would occur which cannot be simulated. These
so called anti-backlash delays are denoted as tdel,i.
The output section of the PFD is modeled with switches rather than MOSFETs. If the
input to a switch is ’0’, its output is 0 V, if the input is ’1’, the output will be ±Kdi. The
output of the switches are summed to form the actual PFD output. Thus we have ensured
that the PFD output is 0 V when both flip-flop outputs are high.
Going back to our receiver model in Fig. B.1, the PLL synthesizer block is shown in more
detail in Fig. B.3. In this circuit, we have a Schmitt trigger for the input signal followed by
a PFD and the loop filter h2. The time constants of this filter are calculated from damping
factor ζ2 and natural frequency fn2 = ω02/(2pi) using (A.49) and (A.50). The output signal
Out_sens is again for debugging only. The main output of the PLL is the VCO signal which
appears at the VCO_out port. The sinusoidal VCO signal is fed to a Schmitt trigger to
get a rectangular signal. This is then used for a counter whose output becomes ’1’ after M
edges at the input. The subsequent JK flip-flop toggles its output state for every ’1’ at the
Fig. B.1: Block diagram of the Simulink model of the receiver.
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Fig. B.2: Simulink model of the PFD with Schmitt triggers to provide clear input signal sign
changes.
Fig. B.3: Simulink model of the PLL synthesizer within the receiver.
inputs. Thus, we obtain at the flip-flop output a rectangular signal with rising and falling
edges spacedM/2 periods of the VCO signals apart. The flip-flop output is used as feedback
signal and compared to the PLL_in input signal.
B.1.1 Dual channel receiver simulations
The simulation parameters for the dual channel receiver in Fig. 3.8 are listed in Table B.1.
If nothing is specified, the default values were used for simulations.
For the dual channel simulations, we need to generate sinusoidal input signals with AWGN.
Moreover, we have to have the possibility to change the RF signal phase, i.e. use BPSK
modulation. The respective signal generator model is shown in Fig. B.4. It consists of a sine
waveform generator which is multiplied with the sign of the BPSK in port. This realizes the
Fig. B.4: Simulink model of the RF signal generator with BPSK modulation and additive
noise.
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Table B.1: Dual channel receiver simulation parameters
Parameter Symbol Default value
System reference frequency f ref 100 MHz
Reference signal SNR SNRref 40 dB
Noiseless input signal amplitude vRF 1.0 V
Input signal RF fRF 5.80 GHz
Input signal SNR SNRRF 40 dB
Input signal phase difference δ pi/2 rad
Bandwidth of IF filter fbwIF 500 MHz
VCO V1 quiescent frequency fq1 100 MHz
VCO V2 quiescent frequency fq2 5.70 GHz
Schmitt trigger threshold voltages vtrig,i 0.2 V
Bandwidth of PFD d3 lowpass filter fbwPD 200 kHz
Input phase modulation rate fBPSK 0 Hz
Total simulation time tsim 20µs
PFD reset delays tdel,i 0.5 ns
desired modulation. Noise is added to the modulated signal and the result appears at the
RF_out port. The generated sine waveform is parameterized by
vgen(t) = sgn(vBPSK(t))vˆsin sin (2pifRFt+ (i− 1)δ) + ν(t), (B.1)
where vBPSK(t) is the BPSK input signal and i ∈ {1, 2} is the receiver channel number. The
noise signal is the output of a random number generator with the properties
ν(t) ∼ N
(
0, vˆ
2
sin
2
1
SNRRF
)
. (B.2)
The generator for the reference signal is the same except that it is missing the BPSK input
and multiplier.
B.1.2 Eight channel receiver simulations
Fig. B.5 shows the block diagram for the eight channel receiver in Simulink. We use a
common reference signal generator along with eight individual RF signal generators which
realize the progressive phase shifts between the channels. The IF output signals are summed
while the VCO outputs are compared pairwise by PFDs. The subsequent signal processing
consists of a lowpass filter to obtain the time average of the PFD pulse trains. The result
is multiplied by the division factor M and the modulo operation is applied. With this, we
implement the computation of (3.25) to obtain the phase difference estimates. Finally, we
calculate the mean of all estimates by summing them and dividing by N −1. Thus we arrive
at a single phase difference estimate which appears at the PD_out output.
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Fig. B.5: Simulink setup for the simulation of an eight channel receiver. It includes IF and
phase detection signal processing.
B.2 Discrete time system implementation
In section 4.1.2, we have introduced the phase transfer functions of the discrete time receiver
system. In this section, we will insert the first order IIR filter equation into these phase
transfer functions to obtain the system order. Let us start with the NCO 2 phase output
from (4.17) and insert (4.6). This yields
ΨNCO2(z)
ΨNCO1(z)
= K2(b02 + b12z
−1)z−2
a02 + (a12 − a02)z−1 − a12z−2 + K2M (b02 + b12z−1)z−3
, (B.3)
which is a fourth order system. We will do the same for the complete receiver phase transfer
function from (4.18). After inserting (4.6), we obtain
ΨNCO1(z)
ΨRF(z)z−Td −Ψref(z) =
K1z
−2
[
z−5K2
M
b11b12 + z−4K2M (b01b12 + b11b02)
+z−3
(
K2
M
b01b02 − a12b11
)
+ z−2(b11(a12 − a02)− b01a12)
+ z−1(b11a02 + b01(a12 − a02)) + b01a02
]
z−4−TdK1K2 (z−2b11b12 + z−1(b01b12 + b02b11) + b01b02)
−z−6K2
M
a11b12 + z−5K2M (b12(a11 − a01)− a11b02)
+z−4
(
K2
M
(a01b12 + b02(a11 − a01)) + a11a12
)
+z−3
(
K2
M
a01b02 − a12(a11 − a01)− a11(a12 − a02)
)
+z−2((a11 − a01)(a12 − a02)− a02a11 − a01a12)
+ z−1(a01(a12 − a02) + a02(a11 − a01)) + a01a02
.
(B.4)
The order of this system is defined by the delay of the down-mixer, filter and Schmitt trigger
of the receiver Td. The minimum order using Td = 1 is seven. The above phase transfer
function shows the necessity of evaluating the poles numerically.
B.3 Analytic monostatic array characteristics
Since monostatic measurements are not widely known, we shall introduce them here in more
detail. Additionally, we will present analytic results to see monostatic characteristics of
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ideal arrays. As described in section 5.1.3, the monostatic characteristic defines, how well a
system transmits back towards any incident direction if it is excited from that direction. For
a given array, we can thus construct the optimum monostatic characteristic by plotting the
maximum field strength which can be transmitted in each direction. Thereby, we follow the
approach presented in [103, c.6] to calculate the radiation patterns of ULAs with uniform
amplitude excitation. We assume a ULA of identical antenna elements where each has a
directivity Dant(θ). Assuming a purely linear polarization for simplicity, the electric field
generated by such an antenna is
~Eant(r, θ) ∝ 1
r
√
η0Dant(θ)~ey, (B.5)
where r is the distance from the antenna and η0 is the intrinsic impedance of free space. The
geometry of the ULA and its excitation define the array factor
AF(θ, θˆ) =
N∑
n=1
ej(δn(θ)−δn(θˆ)) =
N∑
n=1
ej2pidr(n−1)(cos(θ)−cos(θˆ)), (B.6)
whereby δn(θˆ) is the phase shift of the excitation that we introduce to point the array main-
lobe towards the direction θˆ. According to [103], we can obtain the electric field produced
by the beamsteered array from
~Earray(r, θ, θˆ) = AF(θ, θˆ) · ~Eant(r, θ). (B.7)
Since (B.5) is valid for the array also, we can eliminate the dependency on r by regarding
the directivity of the array with beamsteering, i.e.
Darray(θ, θˆ) ∝ AF2(θ, θˆ) ·Dant(θ). (B.8)
We shall use this formulation to calculate the directivity of two ULAs for θˆ ∈ [0◦, . . . , 180◦].
The first ULA is made of isotropic antennas, the second of cosine shaped element patterns
of the form
Dant,cos(θ) = cos(θ)1.2. (B.9)
We obtain the ideal monostatic characteristic by plotting D(θˆ, θˆ) over θˆ. Inserting this into
(B.6), we see that the array factor becomes AF(θˆ, θˆ) = N . Fig. B.6 shows the respective
results for different array sizes N . As can be expected for the isotropic element array, the
monostatic curves in Fig. B.6a are perfectly flat. This is because for each pointing angle θˆ we
find an excitation which causes constructive superposition of the electric fields transmitted
by all antenna elements. In the case of non-isotropic elements, we see a decline in the
ideal monostatic curves if we move away from boresight. The dashed curves in both plots
are obtained by normalizing the solid curves by their respective maxima. That means, the
monostatic characteristic is independent of the number of array elements. Although it is not
shown here, the monostatic curves are also independent of the array spacing dr as long as
mutual coupling is neglected.
From these calculations, we see that the normalized monostatic characteristic is indepen-
dent of array size and spacing. However, it mirrors the single element pattern. Even though
the analytic patterns and characteristics shown here are idealized, we can expect a similar
behavior when measuring RDA systems.
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Fig. B.6: Optimum monostatic patterns calculated in MATLAB for ULAs with dr = 0.5 and
(a) isotropic radiators as well as (b) elements with cos(θ)1.2 shaped directivity. The
solid curves are for different numbers of elements N , the dashed curve represents
the monostatic characteristics normalized to their maximum values.
C Demonstrator system hardware
C.1 Dual-band antenna array
For the RDA demonstrator, we have used a 5.8/7.0 GHz dual-band ULA with eight elements
described in section 5.1.1. We have measured the antenna array in two configurations. First,
without any additional RF hardware. That means the antenna was placed in an anechoic
chamber and measured directly using the antenna ports. This is the classic measurement
procedure for a passive antenna. Second, we used the complete Tx path of the retro-directive
demonstrator. The measurement signal was thereby fed to the antenna via the FPGA and
Tx front-ends. Additionally, absorbers were placed around the antenna in order to shield
metallic structures which could cause reflections. From these active measurements, we get
the embedded pattern of the array elements, i.e. the pattern as it occurs when the antenna
is in its operation environment. Fig. C.1 shows a comparison of the measured passive and
active patterns for the corner antenna element 1 and the middle element 4 at 7.0 GHz. We
can see the influence of the additional hardware. While this does not impair the phased array
beamsteering we use for retro-directive operation, it is interesting to see the influence of the
system setup. It means that the passive patterns cannot be used to evaluate beamforming
coefficients for the complete Tx system. Instead, it is necessary to measure the active patterns
to obtain the installed performance of the antenna.
C.2 Analog transmitter front-ends
The Tx front-ends have been developed by students of our partner UNIPAMPA, Alegrete,
Brazil. Some results have been published in [98]. The requirements for the front-ends are
1) Input frequency in the bandwidth of the DACs [104],
2) Output frequency of 7.0 GHz,
3) Tx power >10 dBm.
The developed front-end consists of two modules which are depicted in Fig. C.2: The IF
signals from the DAC are first mixed up to 1.9 GHz. This is done on the PCB in Fig. C.2a.
At this second IF, we perform analog beamforming using a digitally steerable phase shifter
and a VGA. The upconverter module in Fig. C.2b contains a second mixing stage with which
we obtain the desired 7.0 GHz output signal. Table C.1 lists details about the link budget
of both front-end modules.
Originally, we have planned to use the phase shifters and VGAs to do analog beamforming.
However, it has turned out that the two devices do not work independently from each other.
That means, if we change the phase shifter setting of a front-end, its gain is also affected by
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Fig. C.1: Comparison of the Tx antenna array element patterns at 7.0 GHz. The curves are
normalized to the maxima of antenna element 1.
(a) (b)
Fig. C.2: Photograph of assembled Tx front-end modules. (a) Beamforming module with
phase shifter and VGA at 1.9 GHz, (b) Upconverter module with 7.0 GHz output
frequency.
Fig. C.3: Photograph of an assembled Rx front-end. The SMA connectors are for RF input
on the left side, IF output and LO input on the right.
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Table C.1: Link budget of Tx front-ends
Component Gain / dB Link budget / dB
U1 Mixer – HMC316 [105] -8 -8
F1 Bandpass – BFCN-1945+ [106] -2 -10
U2 Phase shifter – MAPS-010163 [107] -5 -15
U3 VGA – ADL-5240 [108] 20 5
U1 Mixer – HMC-218 [109] -7 -2
F1 Highpass – HFCN-6010+ [110] -1 -3
U2 Gain block – GALI-2+ [111] 14 11
this change. Moreover, we found the steps of the phase shifters to be not equally spaced as
promised in the data sheet.
Thus it is not possible to do e.g. phased array beamforming by simply steering the phase
shifter. On the contrary, it would have been necessary to measure all possible combinations
of phase shifter and VGA settings for each front-end in order to be able to pick the setting
which corresponds to a desired beamforming coefficient. Since this is not feasible, we have
decided to use the phase shifters and VGAs of our front-ends only to calibrate the Tx path.
Therefore, we found settings which ensure that all Tx paths exhibit the same magnitude and
phase at their outputs. The measurement results are depicted in Fig. C.4. On the left hand
side, we see magnitude and phase of each front-end before the calibration. All VGAs are
set to minimum amplification. It can be seen that the differences are considerably high. On
the right hand side, we have the characteristics of all front-ends after calibration. Hereby,
the whole Tx signal path including the FPGA is measured. The procedure is detailed in
appendix C.5. We see that we could greatly decrease the differences between all Tx channels
by adjusting the phase shifter and VGA setting. We have used this calibration for the
experimental results shown in chapter 5 and in appendix C.6.
C.3 Analog receiver front-ends
We have developed the Rx front-ends specifically for the RDA system presented in this thesis.
Thereby, we have assumed that the system shall be used for measurements in free-space and
compact antenna test ranges. Therefore, LoS distances up to 100 m must be bridged. An
estimate for the resulting link budget is based on the following considerations:
1) According to (1.19), the expected propagation loss for this distance is approximately
lp,Rx = 88 dB at 5.8 GHz,
2) The ADCs have a full scale input power around PRDA,Rx = 4 dBm [112],
3) The available measurement signals from the test facilities can have powers up to
PATR,Tx = 20 dBm,
4) The measurement antennas are directional with gain values of at least gATR = 10 dBi,
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Fig. C.4: VC21 magnitude of the Tx front-ends (a) before and (b) after calibration. (c) and
(d) show the respective VC21 phase values.
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Table C.2: Link budget of Rx front-ends
Component Gain / dB Link budget / dB
U1 LNA 1 – HMC320 [113] 12 12
U2 LNA 2 – HMC320 12 24
U3 Gain block – HMC313 [114] 17 41
U5 Mixer – HMC218 [109] -7 34
F1 Lowpass filter – RLP-137+ [115] -1 33
U6 VGA – HMC681ALP5E [116] 45 78
5) The Rx antennas have a small gain which varies over their FoV, so we assume their
contribution is 0 dBi.
From this, we obtain an estimate for the required gain of the receiver path to be
gRx =
PRDA,Rx · lpRx
PATR,Tx · gATR = 62 dB. (C.1)
The requirements for the development of the Rx front-ends are therefore:
1) Input frequency 5.8 GHz,
2) Output frequency within the analog bandwidth of the ADCs, i.e. <400 MHz,
3) Conversion gain >62 dB to enable measurements in the antenna far field.
Fig. C.3 shows a photograph of the final Rx front-end. Eight units are necessary for the
complete RDA system. The signal flow is from left to right: The RF signal enters the front-
end at the SMA connector X1. We pass the signal through a cascade of two LNAs (U1,
U2) and a gain block (U3) to increase signal power. After that, we mix the RF signal down
to an IF using U5. The necessary LO signal enters the PCB through SMA connector X2
and is amplified in the high power amplifier (HPA) U4. After the down-mixer, we employ a
lowpass filter F1 to eliminate higher mixing products. We adjust the IF signal power by the
VGA U6 before it is output at the connector X5. Table C.2 details the components used in
the RF to IF path of the front-end. The listed gain values are nominal. For the VGA, we
list the maximum gain.
When designing a front-end for RF signals, we expect the circuit to exhibit losses from
impedance mismatch at the various transition points between 50 Ω strip lines on the PCB
and components. Additionally, losses from the PCB substrate are to be expected. Since, we
do not have the necessary software to simulate these losses beforehand, we have included a
gain margin in the link budget.
Fig. C.5 shows measurement results obtained for all eight Rx front-ends. In order to
measure a down converting circuit with a VNA we need to perform vector-mixer calibration
(VMC) measurements. Instead of the standard S-parameters, the measurement result for
VMC is the forward conversion gain VC21 of a down-converter.
We see that the measured conversion gain of the eight front-ends is between 61 and 68 dB.
This is considerably lower than expected from the nominal gain values of the individual
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Fig. C.5: Magnitude of conversion gain VC21 for (a) minimum and (b) maximum VGA
settings of all eight Rx front-ends. (c) and (d) show the respective phase of VC21.
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Fig. C.6: Screenshot of the graphical user interface used to control the demonstrator setup.
It allows to change parameters of the Rx and Tx paths on the FPGA, but also to
control the VGA and phase shifter settings on the analog front-ends.
components in Table C.2 but meets our previously set gain requirement in all but one front-
end. However, since we do not require the full scale power at the ADC input, the available
gain should be sufficient for the RDA measurements.
C.4 Graphical user interface
In this section, we describe the graphical user interface (GUI) that we use to control the
demonstrator system. The program is written in Python and its main window can be seen
in Fig. C.6. The back-end of the GUI program communicates via USB with the JTAG
interface of the FPGA. Thus it is possible to send data words from the PC to the digital
hardware. In the upper left part of the GUI, we can change receiver parameters like loop
filter coefficients, quiescent frequencies, etc. The "Calibration" section is used to equalize
differences in the Rx phase detection paths. We find the correct settings by receiving a
signal from boresight direction and measure the resulting phase detection values. In the
middle section, superscribed "Phase detection and beamforming", we can obtain the current
phase and DoA estimate from the FPGA. We can also set the operation mode of the system.
"Retro-directive" hereby means that the digital beamforming coefficients are taken from the
ROM in Fig. 4.10, according to the phase detection values. If we choose "Beamforming", we
can set the Tx coefficients manually in the upper right part of the GUI. We use this mode
for the hardware loop experiments with the receiver and to test the Tx path alone.
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As can be seen in the measurement setup in Fig. 5.1, the FPGA is connected to the Rx
and Tx front-end PCBs via an interface card. This connection implements an SPI bus over
which we can address the VGAs and phase shifters to adjust their gain settings and phase
shifts. The user can access these controls in the lower part of the GUI window.
With the GUI, we are able to change all necessary parameters of our demonstrator system
from a single point. This has been especially useful during the CTR measurements because
there is no need to repeatedly access the RF hardware in the chamber. Additionally, we
have used the GUI in our hardware loop tests in section 4.3.2.
C.5 Transmitter path calibration setup
As mentioned in section 5.1.1, we need to calibrate the Tx signal chains of our RDA demon-
strator. The goal of this procedure is to ensure that a single Tx input signal arrives with
equal magnitude and phase at all antenna input ports. This is a prerequisite for beamform-
ing since differences in the individual signal paths will lead to a deviation of the generated
patterns from the desired ones.
Fig. C.7 shows the hardware setup which we use for Tx calibration. It is identical to the Tx
path shown in the complete CTR setup without the antenna. The LO signal chains are the
same as for the demonstrator, including cable lengths. This ensures that the LO power and
phase are always the same. Also the support devices, i.e. power supply, power distribution
and host PC connection are identical to the CTR setup.
The central measurement device is the VNA. It outputs an IF signal to the input ADC
of our FPGA board. This signal propagates through the digital beamformer and the eight
DACs before it is fed to the Tx front-ends. During calibration, all digital beamforming
coefficients are unity. Thus we ensure input signals of equal magnitude and phase for the
front-ends. We then subsequently connect each front-end output to the VNA to measure the
conversion gain. One front-end setting is thereby taken as a reference. All other front-ends
have their VGA gain and phase shifter settings adjusted until they match the reference. The
calibration result is shown in Figs. C.4b and C.4d.
It should be noted that the VNA does not perform a standard S-parameter measurement
in this procedure but a so called VMC. That means, it measures the conversion gain of
an up-mixer in our case with two stages. In order to do this, the VNA needs a reference
up-mixer path. This is shown left of the VNA in Fig. C.7: The two reference mixers use the
same LO signals as the measured front-ends. This is important since the up-mixed signals
in reference and measurement paths need to be coherent in order to yield correct phase
differences. To ensure this, the VNA and LO generators are additionally synchronized by a
common 10 MHz signal which is not shown in the diagram.
C.6 Transmitter performance
Prior to retro-directive experiments, we have analyzed the transmitter path of the RDA
demonstrator alone. Fig. C.8 shows measured antenna patterns with digital beamforming.
For the three cases in Figs. C.8a, C.8c and C.8d, we employed the phased array beamforming
coefficients which are stored in the ROM in Fig. 4.10 and are used during retro-directive
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Fig. C.7: Block diagram of the measurement setup for calibration of the demonstrator Tx
paths.
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Fig. C.8: Tx beamforming capability of the system. (a) Radiation pattern after calibration,
no beamforming, main lobe in boresight direction, i.e. 90◦. (b) Chebishev am-
plitude tapering for boresight direction, theoretical side lobe level −20 dB. (c)
Phased array beamsteering towards 120◦. (d) Phased array beamsteering towards
135◦. The gain curves are normalized to the maximum of (a).
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operation. We can see that the main lobes of the patterns are towards the desired directions.
A power decrease of about 1 dB can be observed in the main lobe for 135◦ steering. This
is due to the radiation patterns of the antenna array elements which have their maximum
approximately in boresight direction.
Of course, digital beamforming gives us more degrees of freedom for the pattern synthesis.
As an example, we used Chebishev amplitude tapering to reduce the side lobe level of the
boresight looking pattern in Fig. C.8b [103, c.6.7.3]. Although we do not achieve the theo-
retically predicted value of −20 dB, we still see a considerable improvement over Fig. C.8a
The drawback of amplitude tapering is the approximately 3 dB drop in main lobe level.
From these results, we see that the Tx path of the demonstrator with digital beamforming
is working as expected. Using phased array steering, we are able to direct the main lobe of
the array pattern towards the desired directions. This is a prerequisite for retro-directive
behavior.
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δ Array squint correction factor. 6
η0 Impedance of free space. 121
η Efficiency of a receiver or transmitter. 7
γ Sum of cosines. 59–64
δˆ Mean phase estimates over all channels. 79, 80,
86
θˆ Estimated DoA. 34, 97
λ Eigenvalue. 113
λ Wave length. 2, 3, 7, 29, 59, 60
139
140 Symbols
ν Noise signal. 119
ω0 Natural frequency of a harmonic oscillator. 38–47,
49, 114, 115, 117
ωIF IF signal angular frequency. 53
ωRF RF signal angular frequency. 29, 33, 35, 36, 57,
58, 113
ωq1 Quiescent frequency of outer VCO. 33–36, 58,
112, 113
ωq2 Quiescent frequency of inner VCO. 32–36, 58,
112, 113
ωref System reference frequency. 17, 18, 33, 35, 36, 54,
58, 112, 113
ω Angular frequency. 2–6, 16, 29–32, 40, 41, 43, 45,
47, 49, 73, 75, 78, 109
φ Azimuth angle. 1, 2
pi Ratio between a circles circumference and diame-
ter. 2, 3, 7, 13, 29, 31, 33, 34, 50, 53, 54, 59, 60,
64, 67, 69, 71, 78–80, 85, 86, 107, 109, 110, 115,
117, 119, 121
σ Standard deviation. 50, 51
τIF System response decay time. 52–54, 57
τ Filter time constant. 36, 37, 39, 40, 42, 43, 45, 47,
49, 54, 67, 72, 73, 110–115
θ Elevation angle. 1–6, 27, 29, 33–35, 57–64, 79, 83,
84, 96–98, 100, 121, 122
ϕRF RF signal phase. 29, 33, 35, 112, 113
ϕ Signal phase. 5, 29–31, 53, 57–60, 64, 68, 69, 72,
109, 110
ζ Damping coefficient of a harmonic oscillator. 38–
47, 49, 114, 115, 117
A System matrix. 111, 112
a Factor for minimum and maximum parameter
variation. 43, 44
Aeff Effective area, also called antenna aperture. 7
AF Array factor. 121
a Feedback digital filter coefficient. 67, 68, 73, 120
atan2 Arcus tangens with two arguments. 58, 59, 107
b Forward digital filter coefficient. 67, 73, 120
bs Phase detection smoothing bits. 71, 72
Symbols 141
c Speed of waves in material medium. 4
c0 Speed of light in vacuum. 2–5, 29
D Directivity of an antenna. 121
d Array element spacing. 3, 5, 29
D˘h Denominator of one-pole, one-zero filter transfer
function. 36
Dh Denominator of filter transfer function. 30, 36, 38,
113, 114
dr Relative element spacing. 29, 33, 34, 62, 86, 87,
90, 121, 122
dSHFT Bit shifter distance. 68, 72
E Electric field strength. 2, 4
~e Unity vector. 1–4, 121
e Exponential function. 2, 13, 53, 111, 121
~E0 Complex electric field amplitude vector. 2–4
eδ Phase detection error. 51
~E Electric field vector. 2–4, 121
E Expected value. 30
f Frequency. 41, 54, 55, 69, 71, 72, 84, 117, 119
fclk Clock frequency. 71–73, 81, 83
fRx Received signal frequency. 25, 26
Fs Sample frequency. 67–69
fTx Transmit signal frequency. 25, 26
G System transfer function. 37–43, 45, 47–50, 52,
54, 57, 113, 114
g Antenna gain. 7
g Gain of a component. 125, 127
H Hilbert transform. 53
H Complex conjugation operator (Hermitian). 4
h Filter transfer function. 27, 30–40, 54, 58, 67, 68,
70, 111, 113, 117
h˘ Transfer function of analog one-pole, one-zero fil-
ter. 36, 37, 114
i Current signal. 111
142 Symbols
j Imaginary unit. 2, 13, 40–43, 45, 47–49, 53, 73–
75, 78, 121
K Component gain. 30–34, 41, 67, 69, 70, 72, 110–
112, 117
K Number of users. 57, 58
~k Wave vector. 2–4
k User index. 57, 58
K1 Outer PLL linear forward gain. 33–41, 49, 58, 70,
72, 73, 76, 112–114, 120
K2 Inner PLL linear forward gain. 32–38, 40, 41, 43,
49, 58, 70, 72, 73, 76, 112–115, 120
L Laplace transform. 33
L Filter order. 30, 32, 36
l User index. 58
L Length of moving average and variance calcula-
tion. 81, 83
leff Effective length of an antenna. 4
lp Propagation loss. 7, 125, 127
` Length of a transmission line. 4
Lvar Number of parameter variations. 43, 44, 47
M PLL division factor. 27, 31–41, 43, 49, 52, 53, 58,
59, 69–73, 76, 79, 111–115, 117–120
m Integer number. 31, 109, 110
N Number of array elements. 3, 4, 13, 26, 27, 29,
33–35, 52, 53, 59, 61, 62, 79, 119, 121, 122
n Array element index. 3–5, 27–29, 31–39, 52, 53,
57–60, 62, 111–114, 121
N˘h Numerator of one-pole, one-zero filter transfer
function. 36
Nh Numerator of filter transfer function. 30, 36, 38,
113, 114
n Discrete time. 66–69, 81, 83
P Power. 7, 125, 127
~p Antenna polarization. 2, 4
p System parameter vector. 40, 43, 47, 49
Symbols 143
R Resistance. 110, 111
R Real part. 38, 40, 41, 75
r Radius in spherical coordinate system. 121
~r Position vector. 2, 4
S Power flux density. 7
S Scattering parameters. 13
s Complex frequency. 30–43, 48–50, 57, 58, 67, 75,
113, 114
sgn Sign function. 59, 107, 115, 119
SNR Signal-to-noise ratio. 50, 54, 119
T Period length. 109, 110
T Conjugate of a vector or matrix. 2, 4, 40, 112
t Continuous time. 2–5, 29–31, 33–35, 50–55, 57–
59, 72, 80, 83, 109–113, 117, 119
Td Discrete time delay. 70, 75, 120
tupd,pd Update time of the phase detection output. 71,
79
u Heaviside step function. 110
V Voltage. 57, 58
v Voltage signal. 4, 5, 27–33, 52–55, 57, 58, 108–
112, 117, 119
vd Phase-frequency detector output voltage. 30, 31,
108–111
vIF Intermediate frequency sum signal voltage. 28, 29,
50, 52–54
v∆ Channel phase detection output voltage. 32, 79
v¯∆ Time average of the phase detection output volt-
age. 33, 34, 50, 51, 58, 59
¯¯v∆ Integrated time average of the phase detection
output voltage. 50, 51
w Word width, i.e. number of bits of a digital signal.
65, 68–72, 79, 83
x x-coordinate. 2
x Input signal. 66–69, 81, 83
144 Symbols
x System state vector. 111, 112
y y-coordinate. 2, 121
y Output signal. 66–69, 83
z z-coordinate. 2–4, 59, 62
z Discrete time frequency. 66–70, 120
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